NDLI: Novel Optimizing Approach in the Area of STEP-Based Construction of Sessionless, Power-Constrainted, TAM and Time Optimal Test Schedules

Content Provider	IEEE Xplore Digital Library
Author	Strnadel, J. Dhali, A.K.
Copyright Year	2006
Description	Author affiliation: Brno Univ. of Technol. (Strnadel, J.)
Abstract	Approach presented in the paper is based on so-called STEPs (scheduling time-points). Using input information about test schedule constraints, information about test resource sharing conflicts stored in a TACG (test application conflict graph) and information about power dissipation, test time and TAM (test access mechanism) width of particular tests going to be scheduled, proposed test scheduling algorithm link tests to STEPs in such a way there are no resource sharing conflicts in the best-found test schedule and hopefully, test schedule constraints are met maximally at minimal time and TAM values. In our paper, so-called sessionless approach to the problem is utilized. The approach does not require tests to be partitioned into so-called test sessions for test scheduling purposes. Main advantage of the approach is that tests are not to be scheduled within test-session bounds, but they are scheduled as soon as it is possible, so significant savings in test time can be achieved. In our paper, novel method based on sessionless test-scheduling approach is presented
Starting Page	360
Ending Page	367
File Size	5353942
Page Count	8
File Format	PDF
ISBN	0769525466
DOI	10.1109/ECBS.2006.54
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-03-27
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	System testing Job shop scheduling Electronic equipment testing Scheduling algorithm Costs Energy consumption Resource management System-on-a-chip Paper technology Power dissipation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Rapid generation of thermal-safe test schedules

Power constrained test scheduling with dynamically varied TAM

An efficient approach to SoC wrapper design, TAM configuration and test scheduling

Precedence-based, preemptive, and power-constrained test scheduling for system-on-a-chip

Branch and bound algorithm in optimizing job shop scheduling problems

System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints

Static pin mapping and SOC test scheduling for cores with multiple test sets

Integrated test scheduling, test parallelization and TAM design

A Heuristic for Concurrent SOC Test Scheduling with Compression and Sharing

Novel Optimizing Approach in the Area of STEP-Based Construction of Sessionless, Power-Constrainted, TAM and Time Optimal Test Schedules

Similar Documents

Rapid generation of thermal-safe test schedules

Power constrained test scheduling with dynamically varied TAM

An efficient approach to SoC wrapper design, TAM configuration and test scheduling

Precedence-based, preemptive, and power-constrained test scheduling for system-on-a-chip

Branch and bound algorithm in optimizing job shop scheduling problems

System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints

Static pin mapping and SOC test scheduling for cores with multiple test sets

Integrated test scheduling, test parallelization and TAM design

A Heuristic for Concurrent SOC Test Scheduling with Compression and Sharing

Novel Optimizing Approach in the Area of STEP-Based Construction of Sessionless, Power-Constrainted, TAM and Time Optimal Test Schedules