NDLI: Design and early validation (using FPGA) of temperature resilient clock distribution networks for 3D ICs

Content Provider	IEEE Xplore Digital Library
Author	Sung Joo Park Swaminathan, M. Natu, N. Byunghyun Lee Sang Min Lee Woong Hwan Ryu Kee Sup Kim
Copyright Year	2014
Description	Author affiliation: Interconnect & Packaging Center, Georgia Inst. of Technol., Atlanta, GA, USA (Sung Joo Park; Swaminathan, M.) \|\| Phys. Design Team, Oracle, Santa Clara, CA, USA (Natu, N.) \|\| Syst. LSI Bus., Device Solutions, Samsung Electron. Co., Ltd., Yongin, South Korea (Byunghyun Lee; Sang Min Lee; Woong Hwan Ryu; Kee Sup Kim)
Abstract	Clock Distribution Networks (CDN) in three dimensional ICs face problems due to temperature and gradients observed across the die. The propagation delay of paths in the CDN varies and leads to mismatch in skew at the distribution points. This could potentially harm the system by violating setup and hold timing constraints. Compensation techniques can however be integrated with the CDN to compensate for the effects due to thermal gradients. Two such techniques called adaptive supply voltage and controllable path delay were implemented and are presented in this paper. An FPGA-based test vehicle was used to validate these techniques. Finally the overhead of area and power is analyzed and the performance improvement is observed.
Starting Page	127
Ending Page	130
File Size	1047364
Page Count	4
File Format	PDF
ISBN	9781479936410
e-ISBN	9781479936434
DOI	10.1109/EPEPS.2014.7103613
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-10-26
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delays Vehicles Voltage control Propagation delay Temperature measurement Clocks Field programmable gate arrays Propagation Delay 3D IC TSV (Throung Silicon Via) Temperature gradient CDN (Clock Distribution Network)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Timing analysis for thermally robust clock distribution network design for 3D ICs

Distributed multi TSV 3D clock distribution network in TSV-based 3D IC

Analysis, Design, and Prototyping of Temperature Resilient Clock Distribution Networks for 3-D ICs

All-digital delay-locked loop for 3D-IC die-to-die clock synchronization

Thermal Gradient Aware Clock Skew Scheduling for FPGAs

Scalable 3D-FPGA using wafer-to-wafer TSV interconnect of 15 Tbps/W, 3.3 $Tbps/mm^{2}$

Scalable 3D-FPGA using wafer-to-wafer TSV interconnect of 15 Tbps/W, 3.3 $Tbps/mm^{2}$

Low-Power and Reliable Clock Network Design for Through-Silicon Via (TSV) Based 3D ICs

Comparative analysis of clock distribution networks for TSV-based 3D IC designs

Design and early validation (using FPGA) of temperature resilient clock distribution networks for 3D ICs

Similar Documents

Timing analysis for thermally robust clock distribution network design for 3D ICs

Distributed multi TSV 3D clock distribution network in TSV-based 3D IC

Analysis, Design, and Prototyping of Temperature Resilient Clock Distribution Networks for 3-D ICs

All-digital delay-locked loop for 3D-IC die-to-die clock synchronization

Thermal Gradient Aware Clock Skew Scheduling for FPGAs

Scalable 3D-FPGA using wafer-to-wafer TSV interconnect of 15 Tbps/W, 3.3 $Tbps/mm^{2}$

Scalable 3D-FPGA using wafer-to-wafer TSV interconnect of 15 Tbps/W, 3.3 $Tbps/mm^{2}$

Low-Power and Reliable Clock Network Design for Through-Silicon Via (TSV) Based 3D ICs

Comparative analysis of clock distribution networks for TSV-based 3D IC designs

Design and early validation (using FPGA) of temperature resilient clock distribution networks for 3D ICs