NDLI: AMOR: An efficient aggregating based model order reduction method for many-terminal interconnect circuits

Content Provider	IEEE Xplore Digital Library
Author	Yangfeng Su Fan Yang Xuan Zeng
Copyright Year	2012
Description	Author affiliation: State Key Lab of ASIC & System, Microelectronics Dept., Fudan University, China (Yangfeng Su; Fan Yang; Xuan Zeng)
Abstract	In this paper, we propose an efficient Aggregating based Model Order Reduction method (AMOR) for many-terminal interconnect circuits. The proposed AMOR method is based on the observation that those adjacent nodes of interconnect circuits with almost the same voltage can be aggregated together as a “super node”. Motivated by such an idea, we propose an efficient spectral partition algorithm in AMOR method to partition the nodes into groups with almost the same voltages. The reduced-order models are then obtained by aggregating the adjacent nodes within the same groups together as “super nodes” in AMOR method. The efficiency of AMOR method is not limited by the numbers of the terminals of the networks. Moreover, noticing that the aggregating procedure can be regarded as mapping the original problem into a coarse-grid problem in multigrid method, we propose a computation-efficient smoothing procedure to further improve the simulation accuracy of the reduced-order models. With such a strategy, the simulation accuracy of the reduced-order models can always be guaranteed. Numerical results have demonstrated that, without the smoothing procedure, the reduced-order models obtained by AMOR can still achieve higher simulation efficiency in terms of accuracy and CPU time than the reduced-order models obtained by the existing elimination based methods. With the smoothing procedure, the simulation accuracy of the reduced-order models can further be improved with several iterations.
Starting Page	295
Ending Page	300
File Size	412488
Page Count	6
File Format	PDF
ISBN	9781450311991
ISSN	0738100X
e-ISBN	9781450311991
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-06-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Reduced order systems Capacitors Partitioning algorithms Integrated circuit interconnections Resistors Integrated circuit modeling Accuracy Model Order Reduction Interconnect Many-Terminal
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

AMOR: an efficient aggregating based model order reduction method for many-terminal interconnect circuits

PartMOR: Partitioning-Based Realizable Model-Order Reduction Method for RLC Circuits

Model order reduction of large circuits using balanced truncation

A rank-one update method for efficient processing of interconnect parasitics in timing analysis

RC Interconnect Model Order Reduction with Truncation Balanced Reduction

Passive reduced-order models for interconnect simulation and their computation via Krylov-subspace algorithms

Partitioning-based second-order model-order reduction method for RC circuits

An efficient reduced-order interconnect macromodel for time-domain simulation

Parameterization theory of balanced truncation method for any evenly distributed RC interconnect circuits

AMOR: An efficient aggregating based model order reduction method for many-terminal interconnect circuits

Similar Documents

AMOR: an efficient aggregating based model order reduction method for many-terminal interconnect circuits

PartMOR: Partitioning-Based Realizable Model-Order Reduction Method for RLC Circuits

Model order reduction of large circuits using balanced truncation

A rank-one update method for efficient processing of interconnect parasitics in timing analysis

RC Interconnect Model Order Reduction with Truncation Balanced Reduction

Passive reduced-order models for interconnect simulation and their computation via Krylov-subspace algorithms

Partitioning-based second-order model-order reduction method for RC circuits

An efficient reduced-order interconnect macromodel for time-domain simulation

Parameterization theory of balanced truncation method for any evenly distributed RC interconnect circuits

AMOR: An efficient aggregating based model order reduction method for many-terminal interconnect circuits