NDLI: A built-in self test scheme for VLSI

Content Provider	IEEE Xplore Digital Library
Author	Raju Damarla, T. Wei Su Chung, M.J. Stroud, C.E. Michael, G.T.
Copyright Year	1995
Description	Author affiliation: US Army Res. Lab., Nat. Res. Council, Fort Monmouth, NJ, USA (Raju Damarla, T.; Wei Su)
Abstract	We present a novel approach for built-in self test (BIST) for VLSI. Many conventional BIST schemes use signatures generated by a linear feedback shift register (LFSR) or a multiple input signature register (MISR) for determining whether the device under test is faulty or fault free. In the approach presented, fault detection is made based on the number of different states the LFSR visits. This number is called the cycle length. It is also shown that such an approach results in the probability of aliasing of 2/sup -(2m-1+m/), where m denotes the number of registers in the LFSR, compared to 2/sup -m/ achieved by conventional signature analyzers. We also present the complexity of the additional hardware required to implement the scheme.
Starting Page	217
Ending Page	222
File Size	606338
Page Count	6
File Format	PDF
ISBN	4930813670
DOI	10.1109/ASPDAC.1995.486226
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-08-29
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Automatic testing Very large scale integration Circuit faults Built-in self-test Linear feedback shift registers Fault detection Moon Councils Computer science Hardware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Test embedding with discrete logarithms

Test embedding with discrete logarithms

Built-in self test using perturbed deterministic patterns

A method of shuffling compactor inputs in VLSI self-testing

Built-in self-testing of VLSI circuits-getting errors to catch themselves

Exhaustive test pattern generation using cyclic codes

Effectiveness of fault detection for low-overhead self-testing VLSI circuits

On fault coverage in VLSI built-in self-test with multiple intermediate signature analysis

A timing-driven pseudo-exhaustive testing of VLSI circuits

A built-in self test scheme for VLSI

Similar Documents

Test embedding with discrete logarithms

Test embedding with discrete logarithms

Built-in self test using perturbed deterministic patterns

A method of shuffling compactor inputs in VLSI self-testing

Built-in self-testing of VLSI circuits-getting errors to catch themselves

Exhaustive test pattern generation using cyclic codes

Effectiveness of fault detection for low-overhead self-testing VLSI circuits

On fault coverage in VLSI built-in self-test with multiple intermediate signature analysis

A timing-driven pseudo-exhaustive testing of VLSI circuits

A built-in self test scheme for VLSI