NDLI: Fault Tolerant Source Routing for Network-on-chip

Content Provider	IEEE Xplore Digital Library
Author	Young Bok Kim Yong-Bin Kim
Copyright Year	2007
Description	Author affiliation: Northeastern Univ., Boston (Young Bok Kim; Yong-Bin Kim)
Abstract	This paper presents a new routing protocol of network-on-chip(Noc) called "Source Routing for Noc" (SRN) for fault tolerant communication of Systems-on-chip(Soc). The proposed SRN algorithm is composed of two mechanisms of route discovery and route maintenance to allow nodes to discover and maintain source routes to arbitrary destinations in Noc, and all aspects of the protocol operate entirely on-demand allowing the routing packet overhead to scale automatically based on its need. The SNR algorithm in this paper demonstrates up to 50 % more fault tolerance comparing with the conventional algorithms. This new method can be easily adapted and implemented with lower cost due to less hardware overhead in SoC that integrate a large number of communicating IP cores.
Starting Page	12
Ending Page	20
File Size	316526
Page Count	9
File Format	PDF
ISBN	9780769528854
ISSN	15505774
DOI	10.1109/DFT.2007.14
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-09-26
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Fault tolerance Network-on-a-chip Floods Fault tolerant systems Routing protocols Costs Hardware CMOS technology Design methodology Large-scale systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Towards on-chip fault-tolerant communication

A fault-tolerant and congestion-aware routing algorithm for Networks-on-Chip

A Fault Tolerant NoC Architecture for Reliability Improvement and Latency Reduction

A Design Methodology For The High-level Synthesis Of Fault-tolerant Asics

A scalable and fault-tolerant routing algorithm for NoCs

Fault-tolerant routing schemes in RDT(2,2,1)//spl alpha/-based interconnection network for networks-on-chip design

A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip

A new scalable fault tolerant routing algorithm for networks-on-chip

Topology and Routing Schemes for Fault-Tolerant Clos Network

Fault Tolerant Source Routing for Network-on-chip

Similar Documents

Towards on-chip fault-tolerant communication

A fault-tolerant and congestion-aware routing algorithm for Networks-on-Chip

A Fault Tolerant NoC Architecture for Reliability Improvement and Latency Reduction

A Design Methodology For The High-level Synthesis Of Fault-tolerant Asics

A scalable and fault-tolerant routing algorithm for NoCs

Fault-tolerant routing schemes in RDT(2,2,1)//spl alpha/-based interconnection network for networks-on-chip design

A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip

A new scalable fault tolerant routing algorithm for networks-on-chip

Topology and Routing Schemes for Fault-Tolerant Clos Network

Fault Tolerant Source Routing for Network-on-chip