NDLI: Test pattern decompression using a scan chain

Content Provider	IEEE Xplore Digital Library
Author	Novak, O. Nosek, J.
Copyright Year	2001
Description	Author affiliation: Tech. Univ. Liberec, Czech Republic (Novak, O.)
Abstract	Proposes a method of test pattern compression, which can be used for reducing the memory requirements for storing test patterns. The patterns are decompressed during testing in the scan chain. The test-per-clock testing scheme consists of a scan chain, auxiliary outputs for capturing the signals on the internal CUT outputs and a CUT test response compactor. The test-per-scan testing scheme can be used without auxiliary outputs and output compacting scheme. The algorithm of finding the compressed scan chain sequence reorders and overlaps the patterns previously generated with the help of an ATPG. These test patterns are generated in such a way that they contain maximum number of don't care bits. The scan chain sequence can be used for exercising all considered faults from the fault list of the tested circuit. Several experiments were done with ISCAS 85 and 89 benchmark circuits. Compared with other methods the proposed method substantially reduces the number of stored bits, test application time and necessary hardware overhead.
Sponsorship	IEEE Comput. Soc. Tech. Committee on Fault-Tolerant Comput.
Starting Page	110
Ending Page	115
File Size	161756
Page Count	6
File Format	PDF
ISBN	0769512038
ISSN	15505774
DOI	10.1109/DFTVS.2001.966759
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-10-24
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit testing Test pattern generators Clocks Circuit faults Logic testing Automatic test pattern generation Hardware Performance evaluation Very large scale integration Energy consumption
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Handling faults in a VLSI CAD environment

Efficient Testing Of Clock Regenerator Circuits In Scan Designs

Adaptive Diagnostic Pattern Generation for Scan Chains

A formal non-heuristic ATPG approach

Testing VLSI chips with weighted random patterns

A test pattern generation algorithm exploiting behavioral information

Test time reduction in scan designed circuits

Low-energy BIST design for scan-based logic circuits

Dynamic test compression using statistical coding

Test pattern decompression using a scan chain

Similar Documents

Handling faults in a VLSI CAD environment

Efficient Testing Of Clock Regenerator Circuits In Scan Designs

Adaptive Diagnostic Pattern Generation for Scan Chains

A formal non-heuristic ATPG approach

Testing VLSI chips with weighted random patterns

A test pattern generation algorithm exploiting behavioral information

Test time reduction in scan designed circuits

Low-energy BIST design for scan-based logic circuits

Dynamic test compression using statistical coding

Test pattern decompression using a scan chain