NDLI: Timing analysis for extended burst-mode circuits

Content Provider	IEEE Xplore Digital Library
Author	Chakraborty, S. Dill, D.L. Yun, K.Y. Kun-Yung Chang
Copyright Year	1997
Description	Author affiliation: Comput. Syst. Lab., Stanford Univ., CA, USA (Chakraborty, S.)
Abstract	We describe an efficient timing analysis technique for extended burst-mode circuits implemented according to the 3D design style. Gate-level 3D circuits with uncertain component delays are analyzed, and safe bounds on timing constraints for correct circuit operation are computed. We employ two passes of multi-valued logic simulation to precisely identify gates where timing constraint violations manifest themselves. Signal propagation delay bounds from the primary inputs to these gates are then used to compute global timing constraints for correct circuit operation. Timing constraints identified by our tool represent conservative approximations to the true timing requirements in the worst-case. In practice, our results are accurate on almost all of the 3D benchmarks we have experimented with.
Starting Page	101
Ending Page	111
File Size	1204789
Page Count	11
File Format	PDF
ISBN	0818679220
DOI	10.1109/ASYNC.1997.587167
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1997-04-07
Publisher Place	Netherlands
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Timing Wires Circuit analysis Hazards Circuit analysis computing Multivalued logic Computational modeling Circuit simulation Propagation delay Signal synthesis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

SPIN-SIM: logic and fault simulation for speed-independent circuits

Timing analysis for extended burst-mode circuits.

Deductive Fault Simulation for Asynchronous Sequential Circuits

Soft Delay Error Analysis in Logic Circuits

The impact of signal transition time on path delay computation

Efficient synthesis of speed-independent combinational logic circuits

Timing Analysis for Extended Burst-Mode Circuits (1997)

A mixed-mode simulator for digital/analog VLSI circuits using an efficient timing simulation approach

STG timing extensions and simulation

Timing analysis for extended burst-mode circuits

Similar Documents

SPIN-SIM: logic and fault simulation for speed-independent circuits

Timing analysis for extended burst-mode circuits.

Deductive Fault Simulation for Asynchronous Sequential Circuits

Soft Delay Error Analysis in Logic Circuits

The impact of signal transition time on path delay computation

Efficient synthesis of speed-independent combinational logic circuits

Timing Analysis for Extended Burst-Mode Circuits (1997)

A mixed-mode simulator for digital/analog VLSI circuits using an efficient timing simulation approach

STG timing extensions and simulation

Timing analysis for extended burst-mode circuits