NDLI: Organizing design alternatives using VHDL configurations

Content Provider	IEEE Xplore Digital Library
Author	Leung, S.S.
Copyright Year	1990
Description	Author affiliation: Valid Logic Syst., San Jose, CA, USA (Leung, S.S.)
Abstract	Efficient management of design alternatives is not only desirable in searching for optimal solutions for a given design task, but crucial for maintenance and reuse of existing design bases. A methodology for organizing alternatives, based on the VHDL (VHSIC hardware description language) construct configuration, is presented. The language basics of the VHDL configuration are reviewed. Different forms of configurations and their characteristics are identified. A scheme of presenting configurations as graphic symbols is outlined. The use of configuration in circuit construction is classified into three categories. A methodology is then presented for organizing design alternatives in the VHDL design environment. An adder design example is used to illustrate some of the key features of the methodology.<>
Starting Page	398
Ending Page	402
File Size	359571
Page Count	5
File Format	PDF
ISBN	0818620285
DOI	10.1109/CMPCON.1990.63715
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1990-02-26
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Organizing Process design Libraries Design methodology Circuit simulation Switches Logic design Very high speed integrated circuits Hardware design languages Engines
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

VHDL links design, test, and maintenance

VHDL synthesis techniques and recommendations

Vantage Spreadsheet-a new approach to VHDL simulation

VHSIC Hardware Description Language

Rapid and accurate timing simulation of radiation-hardened digital microelectronics using VHDL

Specification, planning, and synthesis in a VHDL design environment

A minimalist approach to VHDL logic modeling

A simulation-based approach to integrated performance and reliability modeling using VHDL

Uninterpreted modeling using the VHSIC hardware description language (VHDL)

Organizing design alternatives using VHDL configurations

Similar Documents

VHDL links design, test, and maintenance

VHDL synthesis techniques and recommendations

Vantage Spreadsheet-a new approach to VHDL simulation

VHSIC Hardware Description Language

Rapid and accurate timing simulation of radiation-hardened digital microelectronics using VHDL

Specification, planning, and synthesis in a VHDL design environment

A minimalist approach to VHDL logic modeling

A simulation-based approach to integrated performance and reliability modeling using VHDL

Uninterpreted modeling using the VHSIC hardware description language (VHDL)

Organizing design alternatives using VHDL configurations