NDLI: Model validation and determination for neural network activation function modeling

Content Provider	IEEE Xplore Digital Library
Author	Jinming Yang Ahmadi, M. Jullien, G.A. Miller, W.C.
Copyright Year	1999
Description	Author affiliation: Dept. of Electr. Eng., Windsor Univ., Ont., Canada (Jinming Yang)
Abstract	The unavailability of a robust model for actual physical activation functions has been the main obstacle to effectively training a VLSI implementation of a neural network. To deal with this problem, we have proposed a method for the training of a programmable neural network based on neuron modeling using in-the-loop data. In this paper, an analysis from a statistical perspective is presented which is targeted at solving two problems (a) Is a small neural network model structure sufficient to describe the physical nonlinear activation function? (b) Does the model meet the parsimony conditions? Our experimental results indicate that the method based on using a small neural network to model a physical neuron is practical and advantageous.
Starting Page	548
Ending Page	551
File Size	54140
Page Count	4
File Format	PDF
ISBN	0818689145
DOI	10.1109/MWSCAS.1998.759551
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-08-09
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Neural networks Neurons Testing Artificial neural networks Robustness Sensor arrays White noise Very large scale integration Read only memory Statistical analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A spiking recurrent neural network

A RAM-based neural network architecture for wafer scale integration

Nonlinear backpropagation: doing backpropagation without derivatives of the activation function

Robustness against S.E.U. of an artificial neural network space application

Neural network architectures for systolic arrays

A reconfigurable WSI neural network

Hardware implementation of an artificial neural network

VLSI implementation of a neural network classifier based on the saturating linear activation function

An in-the-loop training method for VLSI neural networks

Model validation and determination for neural network activation function modeling

Similar Documents

A spiking recurrent neural network

A RAM-based neural network architecture for wafer scale integration

Nonlinear backpropagation: doing backpropagation without derivatives of the activation function

Robustness against S.E.U. of an artificial neural network space application

Neural network architectures for systolic arrays

A reconfigurable WSI neural network

Hardware implementation of an artificial neural network

VLSI implementation of a neural network classifier based on the saturating linear activation function

An in-the-loop training method for VLSI neural networks

Model validation and determination for neural network activation function modeling