NDLI: In Search or a Robust Digital CNN System

Content Provider	IEEE Xplore Digital Library
Author	WenHai Fang Cheng Wang Spaanenburg, L.
Copyright Year	2006
Description	Author affiliation: Dept. of Inf. Technol., Lund Univ. (WenHai Fang; Cheng Wang; Spaanenburg, L.)
Abstract	Microelectronics promises a high component density and low power dissipation to embedded systems. Unfortunately such a component will always suffer from various error types that make the chip respond differently from its functional simulation. This is especially true for cellular neural networks (CNN), which makes the determination of robust, low-precision parameters to guarantee small footprint and reliable operation an important design consideration. This paper describes the digital word width effects in a CNN implementation that must be considered to achieve a small size for a reliable system. It discusses the automated design space exploration using a field-programmable gate-array (FPGA) implementation to perform an optimal CNN parameters selection
Starting Page	1
Ending Page	6
File Size	6731615
Page Count	6
File Format	PDF
ISBN	1424406390
DOI	10.1109/CNNA.2006.341654
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-08-28
Publisher Place	Turkey
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Cellular neural networks Field programmable gate arrays Noise robustness Digital circuits Circuit noise Information technology Electronic mail Power dissipation Embedded system Computer errors robust templates Cellular Neural Networks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Programmable Digital Nested CNN

FPGA implementation of a pulse density neural network with learning ability using simultaneous perturbation

An embedded CNN-UM Global Analogic Programming Unit implementation on FPGA

An experimental system for optical detection of layout errors of printed circuit boards using learned CNN templates

On the packet-switched implementation of a discrete-time CNN

Intrinsic Hardware Evolution of Neural Networks in Reconfigurable Analogue and Digital Devices

Digital implementation of cellular neural networks

Robust CNN templates: theory and simulations

High-level power modeling of CPLDs and FPGAs

In Search or a Robust Digital CNN System

Similar Documents

Programmable Digital Nested CNN

FPGA implementation of a pulse density neural network with learning ability using simultaneous perturbation

An embedded CNN-UM Global Analogic Programming Unit implementation on FPGA

An experimental system for optical detection of layout errors of printed circuit boards using learned CNN templates

On the packet-switched implementation of a discrete-time CNN

Intrinsic Hardware Evolution of Neural Networks in Reconfigurable Analogue and Digital Devices

Digital implementation of cellular neural networks

Robust CNN templates: theory and simulations

High-level power modeling of CPLDs and FPGAs

In Search or a Robust Digital CNN System