NDLI: Block structure preserving model order reduction

Content Provider	IEEE Xplore Digital Library
Author	Hao Yu Lei He Tar, S.X.D.
Copyright Year	2005
Description	Author affiliation: Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA (Hao Yu; Lei He)
Abstract	We propose a block structure preserving model reduction (BSMOR), which generalizes the structure preserving model order reduction (SPRIM). The blocks can be derived based on specific applications such as block current characterization of the substrate. Increasing block numbers leads to more matched poles or moments using the same Krylov space and also increases the sparse ratio of the state matrices of the resulting macro-model. Experiment shows that BSMOR has a 20X smaller reduction time than PRIMA does under a same error bound. To efficiently analyze the resulting macro-model with a large number of ports, we further propose a bordered-block diagonal (BBD) partitioning with a bottom-up hierarchical clustering (BBDC) where the macro-model is partitioned into a number of subset-port models, each with a manageable model size. With a similar accuracy, BBDC obtains 30X speedup compared to the original macro-model.
Starting Page	1
Ending Page	6
File Size	926254
Page Count	6
File Format	PDF
ISBN	078039352X
DOI	10.1109/BMAS.2005.1518178
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-09-22
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Reduced order systems Circuits Helium MIMO Matrix decomposition Sparse matrices Very large scale integration Passive networks Transfer functions Capacitance
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Model-Order Reduction Algorithm with Structure Preserving Techniques

Stable model order reduction method using Kautz functions: Application to VLSI circuits

Computing minimal partial realizations via a Lanczos-type algorithm for multiple starting vectors

Passive reduced-order modeling via Krylov-subspace methods

The Multiple Point Global Lanczos Method for MIMO Interconnect Model-Order Reductions

Passivity-preserving frequency weighted model order reduction techniques for general large-scale RLC sytems

A Global Analysis Approach to Passivity Preserving Model Reduction

Algebraic method for calculating symbolic network functions of large electronic networks

Applications of AOGL Model-Order Reduction Techniques in Interconnect Analysis

Block structure preserving model order reduction

Similar Documents

Model-Order Reduction Algorithm with Structure Preserving Techniques

Stable model order reduction method using Kautz functions: Application to VLSI circuits

Computing minimal partial realizations via a Lanczos-type algorithm for multiple starting vectors

Passive reduced-order modeling via Krylov-subspace methods

The Multiple Point Global Lanczos Method for MIMO Interconnect Model-Order Reductions

Passivity-preserving frequency weighted model order reduction techniques for general large-scale RLC sytems

A Global Analysis Approach to Passivity Preserving Model Reduction

Algebraic method for calculating symbolic network functions of large electronic networks

Applications of AOGL Model-Order Reduction Techniques in Interconnect Analysis

Block structure preserving model order reduction