NDLI: Latency Reduction of Global Traffic in Wormhole-Routed Meshes Using Hierarchical Rings for Global Routing

Content Provider	IEEE Xplore Digital Library
Author	Bourduas, S. Zilic, Z.
Copyright Year	2007
Description	Author affiliation: McGill Univ., Montreal (Bourduas, S.; Zilic, Z.)
Abstract	The mesh network-on-chip (NoC) topology has its drawbacks in the communication latency scalability, and the concentration of the traffic in the center of the mesh. We propose a topology where a traditional wormhole-routed mesh network is augmented by a hierarchical ring interconnect for routing global traffic. In addition to the topology, the routing strategies have a large impact on system performance. We compare the performance of a deterministic and adaptive routing strategy when applied to our augmented topology. A SystemC modeling platform was used to compare the traditional wormhole-routed mesh with the augmented architecture. The proposed architecture reduces the average latencies incurred by global traffic, while the application of a adaptive routing strategy can further increase performance.
Starting Page	302
Ending Page	307
File Size	549963
Page Count	6
File Format	PDF
ISBN	9781424410262
ISSN	21600511
DOI	10.1109/ASAP.2007.4429997
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-07-09
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay Routing Network-on-a-chip Network topology Switches Bandwidth Telecommunication traffic Scalability Mesh networks Packet switching
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

1-4244-1027-4/07/$25.00 ©2007 ieee latency reduction of global traffic in wormhole-routed meshes using hierarchical rings for global routing.

A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing

Blocking-aware task assignment for wormhole routed network-on-chip

Norma: A hierarchical interconnection architecture for Network on Chip

A Performance-Enhancing Fault-Tolerant Routing Algorithm for Network-on-Chip in Uniform Traffic

Scalability of network-on-chip communication architecture for 3-D meshes

A Network on Chip Architecture and Performance Evaluation

Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures

General dynamic routing with per-packet delay guarantees of O(distance+1/session rate)

Latency Reduction of Global Traffic in Wormhole-Routed Meshes Using Hierarchical Rings for Global Routing

Similar Documents

1-4244-1027-4/07/$25.00 ©2007 ieee latency reduction of global traffic in wormhole-routed meshes using hierarchical rings for global routing.

A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing

Blocking-aware task assignment for wormhole routed network-on-chip

Norma: A hierarchical interconnection architecture for Network on Chip

A Performance-Enhancing Fault-Tolerant Routing Algorithm for Network-on-Chip in Uniform Traffic

Scalability of network-on-chip communication architecture for 3-D meshes

A Network on Chip Architecture and Performance Evaluation

Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures

General dynamic routing with per-packet delay guarantees of O(distance+1/session rate)

Latency Reduction of Global Traffic in Wormhole-Routed Meshes Using Hierarchical Rings for Global Routing