NDLI: A 4-Mbit DRAM with folded-bit-line adaptive sidewall-isolated capacitor (FASIC) cell

Content Provider	IEEE Xplore Digital Library
Author	Mashiko, K. Nagatomo, M. Arimoto, K. Matsuda, Y. Furutani, K. Matsukawa, T. Yamada, M. Yoshihara, T. Nakano, T.
Copyright Year	1966
Description	A 5-V 4-Mb word/spl times/1-b/1-Mb word/spl times/4-b dynamic RAM with a static column model and fast page mode has been built in a 0.8-/spl mu/m twin-tub CMOS technology with single-metal, two-polycide, and single poly-Si interconnections. It uses an innovative folded-bit-line adaptive sidewall-isolated capacitor (FASIC) cell that measures 10.9 /spl mu/m/SUP 2/ and requires only a 2-/spl mu/m trench to obtain a storage capacitor of 50 fF with 10-nm SiO/SUB 2/ equivalent dielectric film. A shared-PMOS sense-amplifier architecture used in this DRAM provides a low power consumption, small C/SUB B/-to-C/SUB S/ capacitance ratio, and accurate reference level for the nonboosted word-line scheme with little area penalty. These concepts have allowed the DRAM to be housed in the industry standard 300-mil dual-in-line package with performances of 90-ns RAS access time and 30-ns column address access time.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	643
Ending Page	650
Page Count	8
File Size	1419772
File Format	PDF
ISSN	00189200
Volume Number	22
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1987-10-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Random access memory Capacitors CMOS technology DRAM chips Semiconductor device modeling Dielectric measurements Dielectric films Architecture Energy consumption Capacitance
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 16-Mbit DRAM with a relaxed sense-amplifier-pitch open-bit-line architecture

A high density 4M DRAM process using folded bitline adaptive side-wall isolated capacitor (FASIC) cell

An experimental 4-Mbit CMOS DRAM

A 4-Mbit DRAM with 16-bit concurrent ECC

A 4-Mbit trench DRAM technology functional test manufacturing/characterization strategy

A 4-Mbit DRAM with trench-transistor cell

A high-performance 1-Mbit dynamic RAM with a folded capacitor cell

A deep-trenched capacitor technology for 4 mega bit dynamic RAM

A submicron 1 Mbit dynamic RAM with a 4-bit-at-a-time built-in ECC circuit

A 4-Mbit DRAM with folded-bit-line adaptive sidewall-isolated capacitor (FASIC) cell

Similar Documents

A 16-Mbit DRAM with a relaxed sense-amplifier-pitch open-bit-line architecture

A high density 4M DRAM process using folded bitline adaptive side-wall isolated capacitor (FASIC) cell

An experimental 4-Mbit CMOS DRAM

A 4-Mbit DRAM with 16-bit concurrent ECC

A 4-Mbit trench DRAM technology functional test manufacturing/characterization strategy

A 4-Mbit DRAM with trench-transistor cell

A high-performance 1-Mbit dynamic RAM with a folded capacitor cell

A deep-trenched capacitor technology for 4 mega bit dynamic RAM

A submicron 1 Mbit dynamic RAM with a 4-bit-at-a-time built-in ECC circuit

A 4-Mbit DRAM with folded-bit-line adaptive sidewall-isolated capacitor (FASIC) cell