NDLI: Architectural error prediction using probabilistic error masking matrices

Content Provider	IEEE Xplore Digital Library
Author	Zheng Wang Hui Xie Chafekar, S. Chattopadhyay, A.
Copyright Year	2015
Description	Author affiliation: Nanyang Technol. Univ., Singapore, Singapore (Chattopadhyay, A.) \|\| UMIC Res. Centre, RWTH Aachen Univ., Aachen, Germany (Zheng Wang; Hui Xie; Chafekar, S.)
Abstract	Reliability has emerged as an important design criterion due to shrinking device dimensions. To address this challenge, researchers have proposed techniques compromising the Quality-of-Service across all design abstractions. Performing cross-layer reliability-QoS trade-off is a major challenge, which requires strong understanding of the fault propagation through different design abstractions. In this paper, we propose an analytical error prediction framework, based on probabilistic error masking matrices. The prediction is performed by propagating erroneous tokens through abstract logic networks. We report detailed experiments using a RISC processor and several embedded applications. The proposed approach demonstrates significantly faster reliability evaluation compared to pure simulation-driven approach, while predicts the erroneous effects of injected faults in both architecture and application levels. Several novel techniques are also proposed to increase the accuracy of error prediction.
Starting Page	31
Ending Page	36
File Size	496607
Page Count	6
File Format	PDF
e-ISBN	9781467374958
DOI	10.1109/ACQED.2015.7274003
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-08-04
Publisher Place	Malaysia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Accuracy Error probability Error Prediction Pipelines Fault Propagation Analysis Approximate Computing Probabilistic logic Registers Circuit faults Reliability
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reliability analysis of logic circuits using binary probabilistic transfer matrix

Improving the significance of probabilistic circuit fault emulations

Computation of Error Resiliency of Muller C-element

Varying probability of droop fault depending on probabilistic nature of logic gates

Multi-level probabilistic timing error reliability analysis using a circuit dependent fault map generation

Design of fine-grained sequential approximate circuits using probability-aware fault emulation

On the Reliable Performance of Sequential Adders for Soft Computing

Logic masking for SET Mitigation Using Approximate Logic Circuits

On the reliability of switching and multivalued networks

Architectural error prediction using probabilistic error masking matrices

Similar Documents

Reliability analysis of logic circuits using binary probabilistic transfer matrix

Improving the significance of probabilistic circuit fault emulations

Computation of Error Resiliency of Muller C-element

Varying probability of droop fault depending on probabilistic nature of logic gates

Multi-level probabilistic timing error reliability analysis using a circuit dependent fault map generation

Design of fine-grained sequential approximate circuits using probability-aware fault emulation

On the Reliable Performance of Sequential Adders for Soft Computing

Logic masking for SET Mitigation Using Approximate Logic Circuits

On the reliability of switching and multivalued networks

Architectural error prediction using probabilistic error masking matrices