NDLI: Effective heuristics for timing driven constructive placement

Content Provider	IEEE Xplore Digital Library
Author	Raj, R.V. Murty, N.S. Nagendra Rao, P.S. Patnaik, L.M.
Copyright Year	1997
Description	Author affiliation: Semicond. Complex Ltd., Bangalore, India (Raj, R.V.)
Abstract	We present a novel approach to path-based timing driven constructive placement based on simple yet effective heuristics. A novel circuit model is proposed. We have extended an existing pad placement technique for sequential circuits, the results for which are compared to the existing work by using the TimberWolf placement package for cell placement. In cell placement, demonstrated in this paper for combinational circuits, we have extended the method of defining the region for locating a cell (window) to minimise the interconnect delay. The window region is determined by the paths in the circuit, and the cells are chosen from the critical path. The placement approach and its experimental results are presented in detail. We also show the results of a study on the effectiveness of using subsets of the paths in the circuit for timing driven placement. We believe that our work is the first to comprehensively address the issue of pad placement, and to study the effectiveness of using subsets of the paths in the circuit in timing driven placement. These techniques are being adapted for use in VLSI placement in an industrial environment.
Starting Page	38
Ending Page	43
File Size	706172
Page Count	6
File Format	PDF
ISBN	0818677554
ISSN	10639667
DOI	10.1109/ICVD.1997.567958
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1997-01-04
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Timing Delay Packaging Integrated circuit interconnections Microprocessors Floors Sequential circuits Combinational circuits Very large scale integration Power dissipation
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Effective Timing-Driven Placement Algorithm For Macro Cells

Sequential delay budgeting with interconnect prediction

Fuzzified iterative algorithms for performance driven low power VLSI placement

Timing driven placement

A balanced-mesh clock routing technique using circuit partitioning

Performance-oriented decomposition of sequential circuits

Wiresizing with buffer placement and sizing for power-delay tradeoffs

Accurate power estimation of CMOS sequential circuits

Performance-driven interconnection allocation

Effective heuristics for timing driven constructive placement

Similar Documents

An Effective Timing-Driven Placement Algorithm For Macro Cells

Sequential delay budgeting with interconnect prediction

Fuzzified iterative algorithms for performance driven low power VLSI placement

Timing driven placement

A balanced-mesh clock routing technique using circuit partitioning

Performance-oriented decomposition of sequential circuits

Wiresizing with buffer placement and sizing for power-delay tradeoffs

Accurate power estimation of CMOS sequential circuits

Performance-driven interconnection allocation

Effective heuristics for timing driven constructive placement