NDLI: Statistical path delay fault coverage estimation for synchronous sequential circuits

Content Provider	IEEE Xplore Digital Library
Author	Pappu, L. Bushnell, M.L. Agrawal, V.D. Srinivas, M.K.
Copyright Year	1995
Description	Author affiliation: CAIP Center, Rutgers Univ., Piscataway, NJ, USA (Pappu, L.; Bushnell, M.L.)
Abstract	We present the first technique to statistically estimate path delay-fault coverage for synchronous sequential circuits. We perform fault-free simulation using a multi-valued algebra and accumulate signal statistics, which we use to calculate path delay-fault coverage. The detectability of a path delay-fault is the product of observabilities from primary or pseudo-primary outputs to primary or pseudo-primary inputs, and the controllability on the corresponding primary or pseudo-primary inputs. We use the optimistic update rule of Bose et al. for updating latches during logic simulation. When compared with fault simulation results, the average error in statistical fault coverage using our technique is 2%. On average, the method accelerates fault coverage calculation two to five times over a delay-fault simulator, when all paths are considered.
Starting Page	290
Ending Page	295
File Size	531096
Page Count	6
File Format	PDF
ISBN	0818672285
ISSN	10639667
DOI	10.1109/ICVD.1996.489613
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-01-03
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay estimation Circuit faults Sequential circuits Circuit simulation Algebra Statistics Observability Controllability Latches Logic
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Statistical methods for delay fault coverage analysis

Synthesis of Sequential Circuits for Robust Path Delay Fault Testability

Path delay fault simulation of sequential circuits

A Path Delay Fault Simulator for Sequential Circuits

Path delay fault simulation of sequential circuits

A rated-clock test method for path delay faults

Identifying redundant path delay faults in sequential circuits

On full reset as a design-for-testability technique

Procedures for identifying untestable and redundant transition faults in synchronous sequential circuits

Statistical path delay fault coverage estimation for synchronous sequential circuits

Similar Documents

Statistical methods for delay fault coverage analysis

Synthesis of Sequential Circuits for Robust Path Delay Fault Testability

Path delay fault simulation of sequential circuits

A Path Delay Fault Simulator for Sequential Circuits

Path delay fault simulation of sequential circuits

A rated-clock test method for path delay faults

Identifying redundant path delay faults in sequential circuits

On full reset as a design-for-testability technique

Procedures for identifying untestable and redundant transition faults in synchronous sequential circuits

Statistical path delay fault coverage estimation for synchronous sequential circuits