NDLI: Modeling a versatile FPGA for prototyping adaptive systems

Content Provider	IEEE Xplore Digital Library
Author	Kwiat, K.A. Debany Jr., W.H. Hariri, S.
Copyright Year	1995
Description	Author affiliation: Rome Lab., Griffiss AFB, NY, USA (Kwiat, K.A.; Debany, W.H., Jr.)
Abstract	Currently, the Computer-Aided Engineering (CAE) environments for designing Field-Programmable Gate Arrays (FPGAs) do not support the simulation of FPGA reprogrammability, hence prototyping of adaptive systems relies upon using the actual FPGAs. The FPGA architecture baselined an this paper, similar to a commercially-available FPGA as architecture, supports partial reconfiguration without disturbing the rest of the array. In this paper, we describe a modeling strategy for obtaining VHDL descriptions of versatile FPGAs so their dynamic behavior can be exhibited in advance of device procurement. An adaptive system using a versatile FPGA may also be prototyped with an emulation system whose FPGAs are architecturally different from the one requiring emulation. VHDL structural descriptions of the prototype's FPGA demonstrate the feasibility of transferring the model to the emulation system. We show how the generation of both the model and the simulation input capture the FPGA's full versatility.
Starting Page	174
Ending Page	180
File Size	594195
Page Count	7
File Format	PDF
ISBN	0818671009
ISSN	10746005
DOI	10.1109/IWRSP.1995.518588
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-06-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Prototypes Adaptive systems Emulation Computer architecture Design engineering Computer aided engineering Adaptive arrays Computational modeling Computer simulation
Content Type	Text
Resource Type	Article
Subject	Computer Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Modeling a versatile fpga for prototyping adaptive systems (1995).

An FPGA-Based Framework for Technology-Aware Prototyping of Multicore Embedded Architectures

A NoC Emulation/Verification Framework

Board-level multi-terminal net routing for FPGA-based logic emulation

Computer-aided prototyping for ASIC-based systems

FPGA partitioning for rapid prototyping: a 1 million gate design case study

RAMP gold: An FPGA-based architecture simulator for multiprocessors

Speeding up hardware prototyping by incremental simulation/emulation

Introduction of rapid systems prototyping into undergraduate computer engineering curricula

Modeling a versatile FPGA for prototyping adaptive systems

Similar Documents

Modeling a versatile fpga for prototyping adaptive systems (1995).

An FPGA-Based Framework for Technology-Aware Prototyping of Multicore Embedded Architectures

A NoC Emulation/Verification Framework

Board-level multi-terminal net routing for FPGA-based logic emulation

Computer-aided prototyping for ASIC-based systems

FPGA partitioning for rapid prototyping: a 1 million gate design case study

RAMP gold: An FPGA-based architecture simulator for multiprocessors

Speeding up hardware prototyping by incremental simulation/emulation

Introduction of rapid systems prototyping into undergraduate computer engineering curricula

Modeling a versatile FPGA for prototyping adaptive systems