NDLI: VLSI design and implementation of low-complexity adaptive turbo-code encoder and decoder for wireless mobile communication applications

Content Provider	IEEE Xplore Digital Library
Author	Hong, S. Yi, J. Stark, W.E.
Copyright Year	1998
Description	Author affiliation: Dept. of Electr. Eng. & Comput. Sci., Michigan Univ., Ann Arbor, MI, USA (Hong, S.)
Abstract	A low-complexity multi-stage pipeline turbo-code encoder and decoder architecture for wireless mobile communication applications is presented. The VLSI decoder architecture presented in this paper avoids complex operations such as exponent and logarithmic computations. The algorithm simplification results in a very efficient low-complexity suboptimal digital implementation. Furthermore, the communication channel statistical estimation process which involves a large number of complex operations is greatly simplified with minor performance degradation. The architecture incorporates simple decision logic that checks for the iteration termination condition. The number of iterations is made to be adaptive and the power-down mode is incorporated. The entire encoder/decoder is implemented with 0.6-/spl mu/m CMOS technology using the EPOCH computer aided design tool.
Starting Page	233
Ending Page	242
File Size	581046
Page Count	10
File Format	PDF
ISBN	0780349970
ISSN	15206130
DOI	10.1109/SIPS.1998.715786
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-10-10
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very large scale integration Computer architecture Decoding CMOS technology Pipelines Turbo codes Wireless communication Mobile communication Communication channels Degradation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design and Implementation of a Low Complexity VLSI Turbo-Code Decoder Architecture for Low Energy Mobile Wireless

Dual-mode convolutional/SOVA based turbo code decoder VLSI design for wireless communication systems

Low-complexity BCJR decoder for turbo decoders and its VLSI implementation in 0.18-/spl mu/m CMOS

VLSI circuit complexity and decoding performance analysis for low-power RSC turbo-code and iterative block decoders design (1998)

VLSI implementation issues of TURBO decoder design for wireless applications

High-performance programmable SISO decoder VLSI implementation for decoding turbo codes

A VLSI design of new memory reduction turbo code decoder

VLSI Implementation of 1/2 Viterbi Decoder for IEEE P802.15-3a UWB Communication

VLSI Design of Multi Standard Turbo Decoder for 3G and Beyond

VLSI design and implementation of low-complexity adaptive turbo-code encoder and decoder for wireless mobile communication applications

Similar Documents

Design and Implementation of a Low Complexity VLSI Turbo-Code Decoder Architecture for Low Energy Mobile Wireless

Dual-mode convolutional/SOVA based turbo code decoder VLSI design for wireless communication systems

Low-complexity BCJR decoder for turbo decoders and its VLSI implementation in 0.18-/spl mu/m CMOS

VLSI circuit complexity and decoding performance analysis for low-power RSC turbo-code and iterative block decoders design (1998)

VLSI implementation issues of TURBO decoder design for wireless applications

High-performance programmable SISO decoder VLSI implementation for decoding turbo codes

A VLSI design of new memory reduction turbo code decoder

VLSI Implementation of 1/2 Viterbi Decoder for IEEE P802.15-3a UWB Communication

VLSI Design of Multi Standard Turbo Decoder for 3G and Beyond

VLSI design and implementation of low-complexity adaptive turbo-code encoder and decoder for wireless mobile communication applications