NDLI: Miss rate prediction across all program inputs

Content Provider	IEEE Xplore Digital Library
Author	Zhong, Y. Dropsho, S.G. Ding, C.
Copyright Year	2003
Description	Author affiliation: Dept. of Comput. Sci., Rochester Univ., NY, USA (Zhong, Y.; Dropsho, S.G.; Ding, C.)
Abstract	Improving cache performance requires understanding cache behavior. However, measuring cache performance for one or two data input sets provides little insight into how cache behavior varies across all data input sets. We use our recently published locality analysis to generate a parameterized model of program cache behavior. Given a cache size and associativity, this model predicts the miss rate for arbitrary data input set sizes. This model also identifies critical data input sizes where cache behavior exhibits marked changes. Experiments show this technique is within 2% of the hit rate for set associative caches on a set of integer and floating-point programs.
Sponsorship	IEEE TCCP IEEE TCCA ACM SIGARCH IFIP WG 10.3 Intel Microsoft IBM Hewlett Packard
Starting Page	79
Ending Page	90
File Size	388196
Page Count	12
File Format	PDF
ISBN	0769520219
ISSN	1089795X
DOI	10.1109/PACT.2003.1238004
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-09-27
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Space exploration Runtime Computer science Predictive models Pattern matching Pattern analysis Performance analysis Sampling methods Flow graphs Particle measurements
Content Type	Text
Resource Type	Article
Subject	Software Hardware and Architecture Theoretical Computer Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Miss Rate Prediction Across Program Inputs and Cache Configurations

Miss Rate Prediction across All Program Inputs

Bridging Inputs and Program Dynamic Behavior

Miss Rate Prediction across All Program Inputs

Phase-Based Miss Rate Prediction Across Program Inputs

Measuring cache and TLB performance and their effect on benchmark runtimes

Miss Rate Prediction across All Program Inputs (2003)

An efficient online path profiling framework for Java just-in-time compilers

Design space exploration for dynamically reconfigurable architectures

Miss rate prediction across all program inputs

Similar Documents

Miss Rate Prediction Across Program Inputs and Cache Configurations

Miss Rate Prediction across All Program Inputs

Bridging Inputs and Program Dynamic Behavior

Miss Rate Prediction across All Program Inputs

Phase-Based Miss Rate Prediction Across Program Inputs

Measuring cache and TLB performance and their effect on benchmark runtimes

Miss Rate Prediction across All Program Inputs (2003)

An efficient online path profiling framework for Java just-in-time compilers

Design space exploration for dynamically reconfigurable architectures

Miss rate prediction across all program inputs