NDLI: Destination-based HoL blocking elimination

Content Provider	IEEE Xplore Digital Library
Author	Nachiondo, T. Flich, J. Duato, J.
Copyright Year	2006
Description	Author affiliation: Dept. of Comput. Eng., Univ. Politecnica de Valencia (Nachiondo, T.; Flich, J.; Duato, J.)
Abstract	In future interconnection networks, congestion management is likely to become a critical issue owing to increasing power consumption and cost concerns. As congested packets introduce head-of-line (HoL) blocking to the rest of packets, congestion spreads quickly. The best-known solution to HoL blocking, virtual output queues (VOQs), is not scalable at all or too costly when implemented in large networks. In previous works, we proposed an efficient and cost-effective solution, referred to as destination-based buffer management (DBBM). DBBM groups destinations into different sets, and packets addressed to destinations in the same set are mapped to the same queue. DBBM eliminates most of the HoL blocking (among packets addressed to different sets). It achieves very good results in terms of scalability, throughput, and robustness. However, depending on the distribution of packet destinations, it may introduce an uncertain degree of unfairness among packets mapped on the same queue. In order to overcome this problem, we propose the dynamic DBBM mechanism (DDBBM). DDBBM dynamically eliminates completely the HoL blocking. Performance results show that DDBBM keeps (and in some cases improves) the good results achieved by DBBM in terms of throughput and scalability. Moreover, DDBBM solves the unfairness introduced by DBBM. As an example of applicability, in this paper we show that DDBBM can be applied to InfiniBand with no hardware modification
Sponsorship	IEEE Comput. Soc. Tech. Comm. on Parallel Process
File Size	890157
File Format	PDF
ISBN	0769526128
ISSN	15219097
DOI	10.1109/ICPADS.2006.34
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-07-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay Multiprocessor interconnection networks Scalability Throughput Computational modeling Concurrent computing Network servers Web server Computer networks Power engineering computing
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A New Routing Algorithm in Triple-Based Hierarchical Interconnection Network

INSIGHT: an interconnection network simulator for massively parallel computers

Arbitrate-and-move primitives for high throughput on-chip interconnection networks

Session introduction: interconnection networks

Express cubes: improving the performance of k-ary n-cube interconnection networks

Design-space exploration of power-aware on/off interconnection networks

Performance issues of message transmission on cluster-based multicomputer

Architecture scalability of parallel vector computers with a shared memory

A Switch Architecture Guaranteeing QoS Provision and HOL Blocking Elimination

Destination-based HoL blocking elimination

Similar Documents

A New Routing Algorithm in Triple-Based Hierarchical Interconnection Network

INSIGHT: an interconnection network simulator for massively parallel computers

Arbitrate-and-move primitives for high throughput on-chip interconnection networks

Session introduction: interconnection networks

Express cubes: improving the performance of k-ary n-cube interconnection networks

Design-space exploration of power-aware on/off interconnection networks

Performance issues of message transmission on cluster-based multicomputer

Architecture scalability of parallel vector computers with a shared memory

A Switch Architecture Guaranteeing QoS Provision and HOL Blocking Elimination

Destination-based HoL blocking elimination