NDLI: Software-based self-test methodology for crosstalk faults in processors

Content Provider	IEEE Xplore Digital Library
Author	Xiaoliang Bai Li Chen Dey, S.
Copyright Year	2003
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Univ. of California, San Diego, CA, USA (Xiaoliang Bai; Li Chen; Dey, S.)
Abstract	Due to signal integrity problems inherent sensitivity to timing, power supply voltage and temperature, it is desirable to test AC failures such as crosstalk-induced errors at operational speed and in the circuit's natural operational environment. To overcome the daunting cost and increasing performance hindrance of high-speed external testers, Software-Based. Self-Test (SBST) is proposed as a high-quality. low-cost at-speed testing solution for AC failures in programmable processors and System-on-Chips (SoC). SBST utilizes low-cost testers, applies tests and captures test responses in the natural operational environment. Hence SBST avoids artificial testing environment and external tester induced inaccuracies. Different from testing for stuck-at faults, testing for crosstalk faults requires a sequence of test vectors delivered at the operational speed. SBST applies tests in functional mode using instructions. Different instructions impose different controllability and observability constraints on a module-under-test (MUT). The complexity of searching for an appropriate sequence of instructions and operands becomes prohibitively high. In this paper, we propose a novel methodology to conquer the complexity challenge by efficiently combining structural test generation technique with instruction-level constraints. MUT in several time frames is automatically flattened and augmented with Super Virtual Constraint Circuits (SuperVCCs), which guide an automatic test pattern generation (ATPG) tool to select. appropriate test instructions and operands. The proposed methodology enables automatic test-program generation and high-fidelity test solution:for AC failures. Experimental results are shown on a commercial embedded processor (Xtensa/sup /spl trade// from Tensilica Inc).
Sponsorship	IEEE Comput. Soc. Test Technol. Tech. Council IEEE Comput. Soc. Design Automation Tech. Committee
Starting Page	11
Ending Page	16
File Size	495023
Page Count	6
File Format	PDF
ISBN	0780382366
DOI	10.1109/HLDVT.2003.1252468
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-11-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Built-in self-test Crosstalk Circuit testing Automatic testing Circuit faults Automatic test pattern generation Timing Power supplies Voltage Temperature sensors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Software-Based Self-Test of Processors under Power Constraints

A scalable software-based self-test methodology for programmable processors

Simulation-based target test generation techniques for improving the robustness of a software-based-self-test methodology

Power-Aware At-Speed Scan Test Methodology for Circuits with Synchronous Clocks

Instruction-Based Self-Testing of Delay Faults in Pipelined Processors

ATPG-XP: Test Generation for Maximal Crosstalk-Induced Faults

Efficient Constraint Extraction for Template-Based Processor Self-Test Generation

Effective software self-test methodology for processor cores

XPDF-ATPG: An Efficient Test Pattern Generation for Crosstalk-Induced Faults

Software-based self-test methodology for crosstalk faults in processors

Similar Documents

Software-Based Self-Test of Processors under Power Constraints

A scalable software-based self-test methodology for programmable processors

Simulation-based target test generation techniques for improving the robustness of a software-based-self-test methodology

Power-Aware At-Speed Scan Test Methodology for Circuits with Synchronous Clocks

Instruction-Based Self-Testing of Delay Faults in Pipelined Processors

ATPG-XP: Test Generation for Maximal Crosstalk-Induced Faults

Efficient Constraint Extraction for Template-Based Processor Self-Test Generation

Effective software self-test methodology for processor cores

XPDF-ATPG: An Efficient Test Pattern Generation for Crosstalk-Induced Faults

Software-based self-test methodology for crosstalk faults in processors