NDLI: Performance of communication and queueing processors under message delay limits

Content Provider	IEEE Xplore Digital Library
Author	Rubin, I. Ouaily, M.
Copyright Year	1988
Description	Author affiliation: Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA (Rubin, I.; Ouaily, M.)
Abstract	The authors perform an analysis and performance comparison of queueing systems operating under a message waiting-time or a delay-time constraint. Four different system admission and preemption policies are investigated. Under either a wait-time constraint or a delay-time limit, arriving messages are either always admitted (and then properly dismissed if their required residence limits are not met) or a determination is made upon arrival as to whether the new message can be served to completion within its required time limit, and only then is this message admitted. The authors investigate and compare the delay-throughput performance of these admission and service-preemption policies for communications and processing systems modeled as a single server M/G/1 queueing system. The authors also set up a cost function which incorporates cost components for system throughput, as well as for implementing the observation and monitoring function and for message residence times.
Starting Page	501
Ending Page	505
File Size	479840
Page Count	5
File Format	PDF
DOI	10.1109/GLOCOM.1988.25892
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1988-11-28
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Queueing analysis Delay effects Cost function Throughput Communication networks Performance analysis Resource management Delay systems Telephony Time factors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance of finite capacity communication and queuing systems under various service and buffer preemption policies

Performance analysis of message delay limited synchronous communication and queueing systems

Delay constrained optimal resource utilization of wireless networks for distributed control systems

Performance Improvement Based on Path Delay Analysis in WiMax Mesh Networks

Probabilistic short-term delay and throughput requirements of multimedia services in high throughput wireless networks

Message delay analysis of multiclass priority TDMA, FDMA, and discrete-time queueing systems

Message delay analysis for TDMA schemes using contiguous-slot assignments

Stochastic network optimization with non-convex utilities and costs

Delay Analysis Under a General Cut-Through Switching Technique in Computer Networks

Performance of communication and queueing processors under message delay limits

Similar Documents

Performance of finite capacity communication and queuing systems under various service and buffer preemption policies

Performance analysis of message delay limited synchronous communication and queueing systems

Delay constrained optimal resource utilization of wireless networks for distributed control systems

Performance Improvement Based on Path Delay Analysis in WiMax Mesh Networks

Probabilistic short-term delay and throughput requirements of multimedia services in high throughput wireless networks

Message delay analysis of multiclass priority TDMA, FDMA, and discrete-time queueing systems

Message delay analysis for TDMA schemes using contiguous-slot assignments

Stochastic network optimization with non-convex utilities and costs

Delay Analysis Under a General Cut-Through Switching Technique in Computer Networks

Performance of communication and queueing processors under message delay limits