NDLI: A Robust Device Hybrid Scheme to Improve System Performance in Gigabit Ethernet Networks

Content Provider	IEEE Xplore Digital Library
Author	Xiaolin Chang Muppala, J.K. Pengcheng Zou Xiangkai Li
Copyright Year	2007
Description	Author affiliation: Beijing JiaoTong Univ., Beijing (Xiaolin Chang)
Abstract	Studies of the performance of interrupt-driven operating systems in high-speed networks have brought forth the problem of receive livelock. Device hybrid interrupt-polling and interrupt coalescing are two common techniques used in general-purpose operating systems to mitigate this problem. Adaptive schemes based on local knowledge have been proposed for each technique above. However, all the schemes proposed so far are designed using heuristics. In addition, the capabilities of the proposed schemes have not been systematically compared. In this paper, we first analyze the capabilities of these schemes by investigating the relationship between key system parameters and system goodput in different packet protocol processing modes under heavy traffic load. Then we propose a robust device hybrid interrupt-polling (RHIP) scheme which achieves high system goodput, low packet loss and good latency with low consumption of CPU cycles, compared to other schemes. The key idea of RHIP is to use the recipient's buffer information to adjust the interrupt rate and the protocol processing time. We validate our analysis and design through several experiments.
Starting Page	444
Ending Page	454
File Size	375889
Page Count	11
File Format	PDF
ISBN	0769530001
ISSN	07421303
DOI	10.1109/LCN.2007.20
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-10-15
Publisher Place	Ireland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Robustness System performance Ethernet networks Hip Operating systems High-speed networks Protocols Telecommunication traffic Central Processing Unit Computer science interrupt coalescing Gigabit Ethernet Receive Livelock polling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analysis of Interrupt Coalescing Schemes for Receive-Livelock Problem in Gigabit Ethernet Network Hosts

A Queue-based Adaptive Polling Scheme to Improve System Performance in Gigabit Ethernet Networks

A novel hybrid scheme of interrupt enabling - disabling and polling (EDP) for high-speed computer networks

1 Performance Analysis and Comparison of Interrupt-Handling Schemes in Gigabit Networks

An analytical model for evaluating interrupt-driven system performance of Gigabit Ethernet hosts with finite buffer

1 performance analysis and comparison of interrupt-handling schemes in gigabit networks.

Timer-Based Interrupt Mitigation for High Performance Packet Processing (2001)

HIP: Hybrid Interrupt-Polling for the Network Interface (2001)

Eliminating receive livelock in an interrupt-driven kernel

A Robust Device Hybrid Scheme to Improve System Performance in Gigabit Ethernet Networks

Similar Documents

Analysis of Interrupt Coalescing Schemes for Receive-Livelock Problem in Gigabit Ethernet Network Hosts

A Queue-based Adaptive Polling Scheme to Improve System Performance in Gigabit Ethernet Networks

A novel hybrid scheme of interrupt enabling - disabling and polling (EDP) for high-speed computer networks

1 Performance Analysis and Comparison of Interrupt-Handling Schemes in Gigabit Networks

An analytical model for evaluating interrupt-driven system performance of Gigabit Ethernet hosts with finite buffer

1 performance analysis and comparison of interrupt-handling schemes in gigabit networks.

Timer-Based Interrupt Mitigation for High Performance Packet Processing (2001)

HIP: Hybrid Interrupt-Polling for the Network Interface (2001)

Eliminating receive livelock in an interrupt-driven kernel

A Robust Device Hybrid Scheme to Improve System Performance in Gigabit Ethernet Networks