NDLI: Building Optimized Packet Filters with COFFi

Content Provider	IEEE Xplore Digital Library
Author	Hager, S. Winkler, F. Scheuermann, B. Reinhardt, K.
Copyright Year	2014
Description	Author affiliation: Comput. Eng. Group, Humboldt Univ. of Berlin, Berlin, Germany (Hager, S.; Winkler, F.; Scheuermann, B.; Reinhardt, K.)
Abstract	Many companies and institutions employ packet filter firewalls in order to effectively regulate network traffic. Unfortunately, the constant growth of network bandwidth makes the task of matching packet headers against potentially large rulesets more difficult, and prohibits the sole use of entirely software-based firewalls which cannot cope with such huge amounts of traffic. Instead, high-speed firewalls are often implemented in ASICs which offer a high degree of parallelism, many opportunities for operation pipelining, and low-latency access to network data. However, due to their static nature, ASICs must provide generic filtering circuitry that is hardly able to take full advantage of firewall ruleset properties, thus leading to a waste of hardware resources.
Starting Page	105
Ending Page	105
File Size	179336
Page Count	1
File Format	PDF
e-ISBN	9781479951116
DOI	10.1109/FCCM.2014.38
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-05-11
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Field programmable gate arrays Pipeline processing Clocks Pipelines Buildings Computers Circuit Generation FPGA Firewall
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

MPFC: Massively Parallel Firewall Circuits

High-Performance and Dynamically Updatable Packet Classification Engine on FPGA

New approach for multiple vector reduction on FPGA

The application of pipeline technology: An overview

Cascading Deep Pipelines to Achieve High Throughput in Numerical Reduction Operations

FPGA optimized packet-switched NoC using split and merge primitives

Scalable multi-pipeline architecture for high performance multi-pattern string matching

Design methodology of configurable high performance packet parser for FPGA

FPGA based pipelined architecture for RC5 encryption

Building Optimized Packet Filters with COFFi

Similar Documents

MPFC: Massively Parallel Firewall Circuits

High-Performance and Dynamically Updatable Packet Classification Engine on FPGA

New approach for multiple vector reduction on FPGA

The application of pipeline technology: An overview

Cascading Deep Pipelines to Achieve High Throughput in Numerical Reduction Operations

FPGA optimized packet-switched NoC using split and merge primitives

Scalable multi-pipeline architecture for high performance multi-pattern string matching

Design methodology of configurable high performance packet parser for FPGA

FPGA based pipelined architecture for RC5 encryption

Building Optimized Packet Filters with COFFi