NDLI: HMFlow: Accelerating FPGA Compilation with Hard Macros for Rapid Prototyping

Content Provider	IEEE Xplore Digital Library
Author	Lavin, C. Padilla, M. Lamprecht, J. Lundrigan, P. Nelson, B. Hutchings, B.
Copyright Year	2011
Abstract	The FPGA compilation process (synthesis, map, place, and route) is a time consuming task that severely limits designer productivity. Compilation time can be reduced by saving implementation data in the form of hard macros. Hard macros consist of previously synthesized, placed and routed circuits that enable rapid design assembly because of the native FPGA circuitry (primitives and nets)which they encapsulate. This work presents results from creating a new FPGA design flow based on hard macros called HMF low. HMF low has shown speedups of 10-50X over the fastest configuration of the Xilinx tools. Designed for rapid prototyping, HMF low achieves these speedups by only utilizing up to 50 percent of the resources on an FPGA and produces implementations that run 2-4X slower than those produced by Xilinx. These speedups are obtained on a wide range of benchmark designs with some exceeding 18,000 slices on a Virtex 4 LX200.
Starting Page	117
Ending Page	124
File Size	304418
Page Count	8
File Format	PDF
ISBN	9781612842776
DOI	10.1109/FCCM.2011.17
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-05-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Generators Routing Algorithm design and analysis Acceleration Software Design automation Open Source FPGA Rapid Prototyping Xilinx XDL RapidSmith HMFlow
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

RapidSmith: Do-It-Yourself CAD Tools for Xilinx FPGAs

Using Hard Macros to Reduce FPGA Compilation Time

Rapid prototyping tools for FPGA designs: RapidSmith

XDL-Based Module Generators for Rapid FPGA Design Implementation

ABSTRACT Using Hard Macros to Accelerate FPGA Compilation for Xilinx FPGAs (2012)

Co-simulation and rapid prototyping of fuzzy supervised PID controllers based on FPGA-Nexys2 board

Rapid Post-Map Insertion of Embedded Logic Analyzers for Xilinx FPGAs

Combined Architecture/Algorithm Approach to Fast FPGA Routing

Rapid RTL-based signal ranking for FPGA prototyping

HMFlow: Accelerating FPGA Compilation with Hard Macros for Rapid Prototyping

Similar Documents

RapidSmith: Do-It-Yourself CAD Tools for Xilinx FPGAs

Using Hard Macros to Reduce FPGA Compilation Time

Rapid prototyping tools for FPGA designs: RapidSmith

XDL-Based Module Generators for Rapid FPGA Design Implementation

ABSTRACT Using Hard Macros to Accelerate FPGA Compilation for Xilinx FPGAs (2012)

Co-simulation and rapid prototyping of fuzzy supervised PID controllers based on FPGA-Nexys2 board

Rapid Post-Map Insertion of Embedded Logic Analyzers for Xilinx FPGAs

Combined Architecture/Algorithm Approach to Fast FPGA Routing

Rapid RTL-based signal ranking for FPGA prototyping

HMFlow: Accelerating FPGA Compilation with Hard Macros for Rapid Prototyping