NDLI: Preliminary report: FPGA acceleration of molecular dynamics computations

Please wait, while we are loading the content...

2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines

2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines

2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines

2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines

2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines

2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines

2009 17th IEEE Symposium on Field Programmable Custom Computing Machines

2008 16th International Symposium on Field-Programmable Custom Computing Machines

15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2007)

2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines

13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05)

Conference Organizers

Efficient hardware data mining with the Apriori algorithm on FPGAs

A novel 2D filter design methodology for heterogeneous devices

Prototyping architectural support for program rollback using FPGAs

Register file architecture optimization in a coarse-grained reconfigurable architecture

Handling different computational granularity by a reconfigurable IC featuring embedded FPGAs and a network-on-chip

A study of the scalability of on-chip routing for just-in-time FPGA compilation

Simplifying the integration of processing elements in computing systems using a programmable controller

Evaluation of code generation strategies for scalar replaced codes in fine-grain configurable architectures

FPGA particle graphics hardware

Reconfigurable designs for radiosity

Hardware factorization based on elliptic curve method

Metropolitan road traffic simulation on FPGAs

Time domain numerical simulation for transient waves on reconfigurable coprocessor platform

COMA: a cooperative management scheme for energy efficient implementation of real-time operating systems on FPGA based soft processors

An execution environment for reconfigurable computing

Higher radix floating-point representations for FPGA-based arithmetic

An analysis of the double-precision floating-point FFT on FPGAs

A comparison of floating point and logarithmic number systems for FPGAs

Terrestrial-based radiation upsets: a cautionary tale

Automating the layout of reconfigurable subsystems using circuit generators

Fast reconfiguring deep packet filter for 1+ gigabit network

A framework for rule processing in reconfigurable network systems

A signature match processor architecture for network intrusion detection

Interleaving behavioral and cycle-accurate descriptions for reconfigurable hardware compilation

Modeling and FPGA implementation of applications using parameterized process networks with non-static parameters

A BIST approach for testing FPGAs using JBITS

Preliminary report: FPGA acceleration of molecular dynamics computations

A high-performance asynchronous FPGA: test results

Considering run-time reconfiguration overhead in task graph transformations for dynamically reconfigurable architectures

RAVIOLI - reconfigurable arithmetic variable-precision implementations of on-line instructions

FIFO communication models in operating systems for reconfigurable computing

Astrophysical hydrodynamics simulations on a reconfigurable system

Post synthesis level power modeling of FPGAs

FPGA-based CDMA switch for networks-on-chip

Design of networked reconfigurable encryption engine

A virtual machine for merit-based runtime reconfiguration

Automatic creation of domain-specific reconfigurable CPLDs for SoC

The GAPLA: a globally asynchronous locally synchronous FPGA architecture

Optimizing technology mapping for FPGAs using CAMs

An architecture for video compression based on the SCAN algorithm

An open TCP/IP core for reconfigurable logic

Mutable codesign for embedded protocol processing

Accelerating applications by mapping critical kernels on coarse-grain reconfigurable hardware in hybrid systems

An embedded reconfigurable datapath for SoC

Systolic architecture for computing the discrete Fourier transform on FPGAs

Hardware solution to Java compressed heap

A general purpose, highly efficient communication controller architecture for hardware acceleration platforms

Parallel hardware implementation of cellular learning automata based evolutionary computing (CLA-EC) on FPGA

Performance and cost analysis of time-multiplexed execution on the dynamically reconfigurable processor

A system-on-programmable chip approach for MIMO sphere decoder

The Erlangen Slot Machine: a highly flexible FPGA-based reconfigurable platform

Caronte: a complete methodology for the implementation of partially dynamically self-reconfiguring systems on FPGA platforms

High-performance FPGA-based general reduction methods

Core-based methodology: an automated approach for implementing a complete system from algorithms to a heterogeneous network including FPGAs

The DARPA dynamic programming benchmark on a reconfigurable computer

Massively parallel processors generator for reconfigurable system

FPGA-based vector processing for solving sparse sets of equations

Exploiting multi-grained parallelism in reconfigurable SBC architectures

On distributed reconfigurable systems: open problems and some initial solutions

12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines

11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003.

Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines

The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01)

Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871)

Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375)

Preliminary report: FPGA acceleration of molecular dynamics computations

Content Provider	IEEE Xplore Digital Library
Author	Gu, Y. Van Court, T. DiSabello, D. Herbordt, M.C.
Copyright Year	2005
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Boston Univ., MA, USA (Gu, Y.; Van Court, T.; DiSabello, D.; Herbordt, M.C.)
Abstract	Molecular dynamics (MD) is of central importance to computational chemistry and its myriad applications. In this paper we show that, at even a preliminary stage of development, MD can be implemented efficiently on a COTS FPGA board, and that a 57x speed-up over a PC implementation can be obtained. We sketch our FPGA implementation and describe how performance tuning and precision management could double this factor.
Sponsorship	IEEE Comput. Soc. Tech. Comm. on Comput. Archit
Starting Page	269
Ending Page	270
File Size	100564
Page Count	2
File Format	PDF
ISBN	0769524451
DOI	10.1109/FCCM.2005.54
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-04-18
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Acceleration Hardware Chemistry Application software Predictive models Drugs Terrorism Equations Bonding forces
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in