NDLI: Implementation of floating point MAC using Residue Number System

Content Provider	IEEE Xplore Digital Library
Author	Dhanabal, R. Barathi, V. Sahoo, S.K. Samhitha, N.R. Cherian, N.A. Jacob, P.M.
Copyright Year	2014
Description	Author affiliation: VLSI Div., VIT Univ., Vellore, India (Dhanabal, R.) \|\| SENSE Dept., VIT Univ., Vellore, India (Samhitha, N.R.; Cherian, N.A.) \|\| GGR Coll. of Eng., Vellore, India (Barathi, V.) \|\| VIT Univ., Vellore, India (Sahoo, S.K.)
Abstract	This paper presents the design and implementation of 16-bit floating point RNS Multiply and Accumulate (MAC) unit. Residue Number System (RNS) gained popularity in the implementation of fast arithmetic and fault-tolerant computing applications. Its attractive properties such as parallelism and carry free computation have speed up the arithmetic computations. Floating Point can be represented as $M×B^{E}$ where M is Mantissa, E is the Exponent and B is the Base. The MAC unit consists of three units - Floating-point multiplier, Conversion unit and an Accumulator. The floating-point multiplier makes use of Brickell's Algorithm, the conversion unit makes use of a parallel conversion for the forward conversion and the Chinese Remainder Theorem for reverse conversion and the accumulator includes an adder unit which can make use of any of the conventional adders that depends on the moduli of the RNS being used. The input takes form of half-precision format where there is 1-bit for sign, 5-bits for exponent and 10-bits for mantissa. The design is coded in Verilog HDL and the synthesis is done using Cadence RTL Compiler.
Sponsorship	IEEE Delhi Sect.
Starting Page	461
Ending Page	465
File Size	1482415
Page Count	5
File Format	PDF
ISBN	9781479939589
e-ISBN	9781479929955
DOI	10.1109/ICROIT.2014.6798385
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-02-06
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computers Moduli Very large scale integration Floating point Residue Number System (RNS) Adders MAC
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Implementation of 16-bit floating point multiplier using Residue Number system

Multifunction RNS modulo $(2^{n}±1)$ multipliers based on modified booth encoding

"Floating point RNS":a new concept for designing the MAC unit of digital signal processor

On equivalences and fair comparisons among residue number systems with special moduli

VLSI Reverse Converter for RNS Based on the Moduli Set

Fast Sign Detection Algorithm for the RNS Moduli Set ${2^{n+1}-1, 2^{n}-1, 2^{n}}$

Implementation of binary to floating point converter using HDL

Design of residue-to-binary converter for a new 5-moduli superset residue number system

An efficient multiple precision floating-point multiplier

Implementation of floating point MAC using Residue Number System

Similar Documents

Implementation of 16-bit floating point multiplier using Residue Number system

Multifunction RNS modulo $(2^{n}±1)$ multipliers based on modified booth encoding

"Floating point RNS":a new concept for designing the MAC unit of digital signal processor

On equivalences and fair comparisons among residue number systems with special moduli

VLSI Reverse Converter for RNS Based on the Moduli Set

Fast Sign Detection Algorithm for the RNS Moduli Set ${2^{n+1}-1, 2^{n}-1, 2^{n}}$

Implementation of binary to floating point converter using HDL

Design of residue-to-binary converter for a new 5-moduli superset residue number system

An efficient multiple precision floating-point multiplier

Implementation of floating point MAC using Residue Number System