NDLI: Design of serial communication interface based on FPGA

Content Provider	IEEE Xplore Digital Library
Author	Peng Hui-ling Nie Ya-lin
Copyright Year	2011
Description	Author affiliation: Department of Computer and Information Engineering, Luoyang Institute of Science and Technology, China (Peng Hui-ling; Nie Ya-lin)
Abstract	As the key processing equipment of comprehensive task processing system, Mission management computer needs to crosslink with various equipments, and the types of communication interface are different. A serial communication interface based on FPGA (Field Programmable Gate Array) has been designed in this paper, used for data communication with other equipment. It guarantees the realization of the serial communication function under the condition of without any increasing in hardware resources. It accords with hardware equipment standardization principle. The design is adopted the Xilinx Company's Virtex-4 series FPGA chip, simulation results indicate that it satisfies protocol requirements.
Starting Page	410
Ending Page	414
File Size	156779
Page Count	5
File Format	PDF
ISBN	9781424487271
e-ISBN	9781424487288
DOI	10.1109/CSAE.2011.5952879
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-06-10
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computers Parallel to Serial Conversion Protocols FPGA Process control Serial Communication Hardware Synchronization Field programmable gate arrays Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The Design of Asynchronous Serial Interface Detection Apparatus

Interface Conversion Design Based on FPGA-Soft-Macro for EnDat2.2 and RS232/RS485

The implementation of IEEE 1588 clock synchronization system based on FPGA

Development of a field programmable gate array based Controller Area Network sniffer

Method and implementation of FPGA configuration based on serial communication

Design of the Embedded Serial and Parallel Communication Protocol Controller

A new design for precision clock synchronization based on FPGA

USB FIFO interface for FPGA based DAQ applications

Design of Interface Module for LXI Class B Based on MCU

Design of serial communication interface based on FPGA

Similar Documents

The Design of Asynchronous Serial Interface Detection Apparatus

Interface Conversion Design Based on FPGA-Soft-Macro for EnDat2.2 and RS232/RS485

The implementation of IEEE 1588 clock synchronization system based on FPGA

Development of a field programmable gate array based Controller Area Network sniffer

Method and implementation of FPGA configuration based on serial communication

Design of the Embedded Serial and Parallel Communication Protocol Controller

A new design for precision clock synchronization based on FPGA

USB FIFO interface for FPGA based DAQ applications

Design of Interface Module for LXI Class B Based on MCU

Design of serial communication interface based on FPGA