NDLI: Design of configurable, network based interconnection modules for communication centric System-on-Chip applications

Content Provider	IEEE Xplore Digital Library
Author	Mishra, P. Nidhi, A. Kishore, J.K. Kotturshettar, C.
Copyright Year	2014
Description	Author affiliation: Indian Space Res. Organ., Bangalore, India (Kishore, J.K.) \|\| Centre for Intell. Syst., PES Inst. of Technol., Bangalore, India (Mishra, P.; Nidhi, A.) \|\| Texas Instrum., Bangalore, India (Kotturshettar, C.)
Abstract	In recent years, System-on-Chip design architectures have increasingly become communication centric. To support such designs, a configurable and scalable interconnect backbone is required. Intellectual Property cores for on chip communication, provided by major field programmable gate array vendors are limited to shared bus or point to point interconnect protocols. To provide network oriented interconnect fabric, we propose a configurable and scalable, network based interconnect module. The interconnections can be configured to four popular on-chip network topologies: mesh, torus, ring and fat-tree. A parameterized and customizable wormhole router is designed, with variable number of ports and link width to support the four networks. A hardware simulator has been designed for in-situ testing of the interconnect module. Two state of art implementation platforms viz Virtex-6 Field programmable gate array and a full custom implementation using 32nm CMOS process has been used to characterize the module. We report area and power dissipation of the module configured to the four topologies, in the two platforms.
Sponsorship	IEEE Malaysia Sect.
Starting Page	70
Ending Page	75
File Size	499245
Page Count	6
File Format	PDF
e-ISBN	9781479943517
DOI	10.1109/ISCAIE.2014.7010212
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-04-07
Publisher Place	Malaysia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Network topology Ports (Computers) Integrated circuit interconnections Application Specific Integrated Circuit Field Programmable Gate Array Logic gates Routing Networks-On-Chip Topology System-on-chip System-On-Chip
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A field programmable gate array chip with hierarchical interconnection structure

Modified X–Y routing for mesh topology based NoC router on field programmable gate array

Customized Reconfigurable Interconnection Networks for multiple application SOCS

Networking on chip with platform FPGAs

Routability of Network Topologies in FPGAs

ATOMi: an algorithm for circuit partitioning into multiple FPGAs using time-multiplexed, off-chip, multicasting interconnection architecture

A detailed router for field-programmable gate arrays

Implementation of a configurable router for embedded network-on-chip support in FPGAs

Exploring multistage interconnection network implementations for FPGA-based MPSOCs

Design of configurable, network based interconnection modules for communication centric System-on-Chip applications

Similar Documents

A field programmable gate array chip with hierarchical interconnection structure

Modified X–Y routing for mesh topology based NoC router on field programmable gate array

Customized Reconfigurable Interconnection Networks for multiple application SOCS

Networking on chip with platform FPGAs

Routability of Network Topologies in FPGAs

ATOMi: an algorithm for circuit partitioning into multiple FPGAs using time-multiplexed, off-chip, multicasting interconnection architecture

A detailed router for field-programmable gate arrays

Implementation of a configurable router for embedded network-on-chip support in FPGAs

Exploring multistage interconnection network implementations for FPGA-based MPSOCs

Design of configurable, network based interconnection modules for communication centric System-on-Chip applications