NDLI: VLSI implementation of reduced complexity wallace multiplier using energy efficient CMOS full adder

Content Provider	IEEE Xplore Digital Library
Author	Khan, S. Kakde, S. Suryawanshi, Y.
Copyright Year	2013
Description	Author affiliation: Dept. of Electron. Eng., Y.C. Coll. of Eng., Nagpur, India (Khan, S.; Kakde, S.; Suryawanshi, Y.)
Abstract	A multiplier is one of the important hardware blocks in most digital and high performance systems such as microprocessors, FIR filter and digital signal processors etc. With improving in technology, many researchers have tried and are trying to design multipliers which offer high speed, low power consumption and less area. However area and speed are two most important constraints. So improving speed results always in larger area. So here we try to find out the best solution among the both of them. In order to reduce the hardware which ultimately reduces an area and power, Energy Efficient full adders plays an important role in Wallace tree multiplier. Reduced Complexity Wallace multiplier (RCWM) will have fewer adders than Standard Wallace multiplier (SWM). A Reduced Complexity Wallace multiplier presented in this paper is having the same delay as that of Standard Wallace multipliers. In both multipliers, at the last stage Carry Propagating Adder (CPA) is used. This paper proposes use of Energy Efficient CMOS full adder in reduced complexity Wallace Multiplier at the place of Full adder of standard Wallace Multiplier in order to reduce Area, Power and improvement in speed. The Reduced complexity reduction method smartly reduces the number of half adders with 70-80% reduction in an area of half adders than standard Wallace multipliers.
Starting Page	1
Ending Page	4
File Size	676583
Page Count	4
File Format	PDF
ISBN	9781479915941
e-ISBN	9781479915972
DOI	10.1109/ICCIC.2013.6724141
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-12-26
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	High speed multiplier CMOS full adder Logic gates Energy efficiency Energy Efficient full adders CMOS integrated circuits Complexity theory Delays Adders Standards Wallace Multiplier
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance analysis of reduced complexity Wallace multiplier using energy efficient CMOS full adder

Design and ASIC implementation of column compression Wallace/Dadda multiplier in sub-threshold regime

Ultra low voltage high speed 1-bit CMOS adder

Improvement of Wallace multipliers using parallel prefix adders

A BiCMOS dynamic full adder circuit for VLSI implementation of high-speed parallel multipliers using Wallace tree reduction architecture

A new design of low power high speed hybrid CMOS full adder

Low power wallace tree multiplier using modified full adder

A novel high-performance CMOS 1 bit full-adder cell

Implementation of a high speed multiplier using carry lookahead adders

VLSI implementation of reduced complexity wallace multiplier using energy efficient CMOS full adder

Similar Documents

Performance analysis of reduced complexity Wallace multiplier using energy efficient CMOS full adder

Design and ASIC implementation of column compression Wallace/Dadda multiplier in sub-threshold regime

Ultra low voltage high speed 1-bit CMOS adder

Improvement of Wallace multipliers using parallel prefix adders

A BiCMOS dynamic full adder circuit for VLSI implementation of high-speed parallel multipliers using Wallace tree reduction architecture

A new design of low power high speed hybrid CMOS full adder

Low power wallace tree multiplier using modified full adder

A novel high-performance CMOS 1 bit full-adder cell

Implementation of a high speed multiplier using carry lookahead adders

VLSI implementation of reduced complexity wallace multiplier using energy efficient CMOS full adder