NDLI: An Embedded Networking SoC for purely Ethernet MANs/WANs

Content Provider	IEEE Xplore Digital Library
Author	Orphanoudakis, T. Kornaros, G. Mavroidis, I. Nikologiannis, A. Papaefstathiou, I.
Copyright Year	2007
Description	Author affiliation: Univ. of Peloponnese, Tripoli (Orphanoudakis, T.)
Abstract	Ethernet technology is lo longer used only in Local Area Networks (LANs); it is continuously gaining momentum in the Metropolitan Area Networks (MAN s) and Wide Area Networks (WANs). This paper presents a multi-service access concentrator core that has been designed specifically for multi-service, purely Ethernet, access nodes. In particular the presented system is optimised for Ethernet traffic aggregation over MPLS-based optical backbone networks. Moreover, we also demonstrate the bottlenecks that have been identified when such networking applications are executed in a general-purpose network processing device, and the techniques we used in order to bypass them. Our experiments results, executed in a state-of-the-art FPGA-based platform, strongly support that the combination of general purpose processing units with powerful specialized hardware modules, is the most cost-effective approach for designing systems that (i) can support today's and future network speeds and applications, in purely Ethernet networks, (ii) provide the end-user with the required programmability.
Starting Page	901
Ending Page	906
File Size	1871910
Page Count	6
File Format	PDF
ISBN	9781424415205
ISSN	15301346
DOI	10.1109/ISCC.2007.4381572
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-07-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Ethernet networks Telecommunication traffic Spine Bandwidth Wide area networks High speed optical techniques Optical network units Optical fiber networks Hardware Field programmable gate arrays Multi-processor Network processor FPGA multi-service access concentrator switching Ethernet
Content Type	Text
Resource Type	Article
Subject	Computer Science Applications Computer Networks and Communications Signal Processing Software Mathematics

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Traffic Optimization in Multi-layered WANs Using SDN

High speed backbone concentrator

A testbed for optical burst switching network

Network virtualization in high-speed huge-bandwidth optical circuit switching network

Multi-protocol embedded PCS IP in a FPGA-SOC

A new dynamic bandwidth allocation scheme in ethernet passive optical access networks

Generation of high bandwidth network traffic traces

Design and Implementation of an FPGA Architecture for High-Speed Network Feature Extraction

A Reprogrammable and Scalable QoS Traffic Generator/Monitor on FPGA

An Embedded Networking SoC for purely Ethernet MANs/WANs

Similar Documents

Traffic Optimization in Multi-layered WANs Using SDN

High speed backbone concentrator

A testbed for optical burst switching network

Network virtualization in high-speed huge-bandwidth optical circuit switching network

Multi-protocol embedded PCS IP in a FPGA-SOC

A new dynamic bandwidth allocation scheme in ethernet passive optical access networks

Generation of high bandwidth network traffic traces

Design and Implementation of an FPGA Architecture for High-Speed Network Feature Extraction

A Reprogrammable and Scalable QoS Traffic Generator/Monitor on FPGA

An Embedded Networking SoC for purely Ethernet MANs/WANs