NDLI: An accurate and efficient performance analysis approach based on queuing model for network on chip

Content Provider	IEEE Xplore Digital Library
Author	Mingche Lai Lei Gao Nong Xiao Zhiying Wang
Copyright Year	2009
Description	Author affiliation: School of Computer, National Univ. of Defense Tech. Changsha, China (Mingche Lai; Lei Gao; Nong Xiao; Zhiying Wang)
Abstract	An accurate and highly-efficient performance analysis approach is extremely important for the early-stage designs of network-on-chip. In this paper, the novel M/G/1/N queuing models for generic routers are proposed to analyze various packet blockings and then the performance analysis algorithm is presented to estimate some key metrics in terms of packet latency, buffer utilization, etc. For single-channel and multi-channel routers, the comparisons between analysis and observed results validate that the proposed approach with mean errors of 6.9% and 7.8% achieve the speed-ups of 240 and 210 times respectively. In our design methodology, this approach can not only effectively direct NoC synthesis process but also be conveniently applied to multi-objective optimizations to find the best mapping solutions. Categories and Subject Descriptors: B.4.3 [Hardware]: Input/Output and Data Communication-Interconnections. General Terms: Algorithms, Performance.
Starting Page	563
Ending Page	570
File Size	954335
Page Count	8
File Format	PDF
ISBN	9781605588001
ISSN	10923152
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-11-02
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Performance analysis Queueing analysis Network-on-a-chip Delay Design methodology Throughput Traffic control Analytical models Design optimization Bandwidth queuing model Network-on-chip analysis
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A performance analytical model for Network-on-Chip with constant service time routers

Latency-guided on-chip bus network design

An Analytical Approach for Network-on-Chip Performance Analysis

A Performance Analytical Approach Based on Queuing Model for Network-on-Chip

Modeling and Performance Analysis of Network on Chip Based on Improved Asymmetric Multi-channel Router

An accurate and efficient performance analysis approach based on queuing model for Network on Chip

An analytical method for evaluating Network-on-Chip performance

Equalized interconnects for on-chip networks: modeling and optimization framework

Analysis of Worst-Case Delay Bounds for On-Chip Packet-Switching Networks

An accurate and efficient performance analysis approach based on queuing model for network on chip

Similar Documents

A performance analytical model for Network-on-Chip with constant service time routers

Latency-guided on-chip bus network design

An Analytical Approach for Network-on-Chip Performance Analysis

A Performance Analytical Approach Based on Queuing Model for Network-on-Chip

Modeling and Performance Analysis of Network on Chip Based on Improved Asymmetric Multi-channel Router

An accurate and efficient performance analysis approach based on queuing model for Network on Chip

An analytical method for evaluating Network-on-Chip performance

Equalized interconnects for on-chip networks: modeling and optimization framework

Analysis of Worst-Case Delay Bounds for On-Chip Packet-Switching Networks

An accurate and efficient performance analysis approach based on queuing model for network on chip