NDLI: Cost-performance trade-offs in networks on chip: a simulation-based approach

Content Provider	IEEE Xplore Digital Library
Author	Pestana, S.G. Rijpkema, E. Radulescu, A. Goossens, K. Gangwal, O.P.
Copyright Year	2004
Description	Author affiliation: Philips Res. Lab., Eindhoven, Netherlands (Pestana, S.G.; Rijpkema, E.; Radulescu, A.; Goossens, K.; Gangwal, O.P.)
Abstract	A challenge facing designers of systems on chip (SoC) containing networks on chip (NoC) is to find NoC instances that balance the cost (e.g. area) and performance (e.g. latency and throughput). In this paper we present a simulation-based approach to address this problem. We use XML to instantiate network components (routers, network interfaces) and their composition. NoCs are evaluated in terms of cost and performance by sweeping over different parameters (e.g. network topology, network interface queue depth). We then show, how we can obtain trade-off plots by using the results obtained with our simulation environment. Finally, by means of two examples we illustrate how trade-off plots can help the NoC designers in selecting the right network based on a set of different constraints.
Sponsorship	EDAA, EDA Consortium, IEEE Comput. Soc. TTTC IEEE Comput. Soc. DATC ECSI ACM/SIGDA RAS
Starting Page	764
Ending Page	769
File Size	295070
Page Count	6
File Format	PDF
ISBN	0769520855
ISSN	15301591
DOI	10.1109/DATE.2004.1268972
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-02-16
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Intelligent networks Network-on-a-chip Network interfaces Network topology XML Cost function Very large scale integration Laboratories Electronic mail System-on-a-chip
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Cost-Performance Trade-offs in Networks on Chip: A Simulation-Based Approach (2004)

Bidirectional versus unidirectional networks: cost/performance trade-offs

Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach

Network-on-chip: Current issues and challenges

Design of an analog CMOS self-learning MLP chip

On-chip learning in neurocomputers

Performance of Triplet Based Interconnection Strategy for Multi-Core On-Chip Processors

The impact of NoC reuse on the testing of core-based systems

On the Physicl Layout of PRDT-Based NoCs

Cost-performance trade-offs in networks on chip: a simulation-based approach

Similar Documents

Cost-Performance Trade-offs in Networks on Chip: A Simulation-Based Approach (2004)

Bidirectional versus unidirectional networks: cost/performance trade-offs

Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach

Network-on-chip: Current issues and challenges

Design of an analog CMOS self-learning MLP chip

On-chip learning in neurocomputers

Performance of Triplet Based Interconnection Strategy for Multi-Core On-Chip Processors

The impact of NoC reuse on the testing of core-based systems

On the Physicl Layout of PRDT-Based NoCs

Cost-performance trade-offs in networks on chip: a simulation-based approach