NDLI: A Hardware Engine for Analogue Mode Simulation of MOS Digital Circuits

Content Provider	IEEE Xplore Digital Library
Author	Lewis, D.M.
Copyright Year	1985
Description	Author affiliation: Computer Systems Research Institute, University of Toronto, Canada (Lewis, D.M.)
Abstract	Purely digital simulators that model digital circuits by approximations often produce poor results with even simple circuits. Analogue simulators, however, are far more accurate than necessary for digital circuits and correspondingly expensive to use. We argue that an analogue simulation is necessary, but that a simple enough approximation can be used to allow a hardware simulation engine to perform the calculations. The critical features of such an engine are discussed here, its performance analyzed, and the results are compared to a digital simulator and an analogue simulator. The use of such an engine is shown to permit approximate analogue simulation over an entire VLSI circuit with accuracy comparable to SPICE-quality analogue simulation. The speed of the engine permits interactive analogue mode simulation of circuits containing several thousand transistors.
Starting Page	345
Ending Page	351
File Size	803405
Page Count	7
File Format	PDF
ISBN	0818606355
ISSN	0738100X
DOI	10.1109/DAC.1985.1585964
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1985-06-23
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Engines Circuit simulation Digital circuits Computational modeling Timing Very large scale integration MOSFETs Analytical models Costs
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Multiple Delay Simulator for MOS LSI Circuits

An accurate timing model for fault simulation in MOS circuits

Modeling MOS VLSI circuits for transient analysis

A Fault Simulator for MOS LSI Circuits

A mixed-mode simulator for digital/analog VLSI circuits using an efficient timing simulation approach

Efficient algorithmic decomposition of transistor groups into series, bridge, and parallel combinations

Classical fault analysis for MOS VLSI circuits

An efficient MOS VLSI timing simulator on parallel computers

On the design of mixed-mode simulators for modern VLSI circuits

A Hardware Engine for Analogue Mode Simulation of MOS Digital Circuits

Similar Documents

A Multiple Delay Simulator for MOS LSI Circuits

An accurate timing model for fault simulation in MOS circuits

Modeling MOS VLSI circuits for transient analysis

A Fault Simulator for MOS LSI Circuits

A mixed-mode simulator for digital/analog VLSI circuits using an efficient timing simulation approach

Efficient algorithmic decomposition of transistor groups into series, bridge, and parallel combinations

Classical fault analysis for MOS VLSI circuits

An efficient MOS VLSI timing simulator on parallel computers

On the design of mixed-mode simulators for modern VLSI circuits

A Hardware Engine for Analogue Mode Simulation of MOS Digital Circuits