NDLI: An efficient Lyapunov equation-based approach for generating reduced-order models of interconnect

Please wait, while we are loading the content...

2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC)

2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC)

2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC)

DAC Design Automation Conference 2012

2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC)

Design Automation Conference

2009 46th ACM/IEEE Design Automation Conference

2008 45th ACM/IEEE Design Automation Conference

2007 44th ACM/IEEE Design Automation Conference

2006 43rd ACM/IEEE Design Automation Conference

Proceedings. 42nd Design Automation Conference, 2005.

Proceedings. 41st Design Automation Conference, 2004.

Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)

Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)

Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)

Proceedings 37th Design Automation Conference

Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361)

An efficient Lyapunov equation-based approach for generating reduced-order models of interconnect

Error bounded Pade approximation via bilinear conformal transformation

Model-reduction of nonlinear circuits using Krylov-space techniques

ENOR: model order reduction of RLC circuits using nodal equations for efficient factorization

Why is ATPG easy?

Using lower bounds during dynamic BDD minimization

Optimization-intensive watermarking techniques for decision problems

Efficient algorithms for optimum cycle mean and optimum cost to time ratio problems

IP-based design methodology

IPCHINOOK: an integrated IP-based design framework for distributed embedded systems

Virtual simulation of distributed IP-based designs

Common-case computation: a high-level technique for power and performance optimization

Layout techniques supporting the use of dual supply voltages for cell-based designs

Gate-level design exploiting dual supply voltages for power-driven applications

Synthesis of low power CMOS VLSI circuits using dual supply voltages

Embedded systems panel: HW and SW in embedded system design: loveboat, shipwreck, or ships passing in the night

Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings

FAR-DS: full-plane AWE routing with driver sizing

Noise-constrained performance optimization by simultaneous gate and wire sizing based on Lagrangian relaxation

Simultaneous routing and buffer insertion with restrictions on buffer locations

Crosstalk minimization using wire perturbations

Practical advances in asynchronous design and in asynchronous/synchronous interfaces

Automatic synthesis and optimization of partially specified asynchronous systems

CAD directions for high performance asynchronous circuits

A low power hardware/software partitioning approach for core-based embedded systems

Synthesis of low-overhead interfaces for power-efficient communication over wide buses

Power conscious fixed priority scheduling for hard real-time systems

Memory exploration for low power, embedded systems

Distributed application development with Inferno

Embedded application design using a real-time OS

The Jini architecture: dynamic services in a flexible network

Verifying large-scale multiprocessors using an abstract verification environment

Functional verification of the Equator MAP1000 microprocessor

Micro architecture coverage directed generation of test programs

Verification of a microprocessor using real world applications

High-level test generation for design verification of pipelined microprocessors

Developing an architecture validation suite: application to the PowerPC architecture

Passive reduced-order models for interconnect simulation and their computation via Krylov-subspace algorithms

Model order-reduction of RC(L) interconnect including variational analysis

Robust rational function approximation algorithm for model generation

Behavioral network graph unifying the domains of high-level and logic synthesis

Soft scheduling in high level synthesis

Graph coloring algorithms for fast evaluation of Curtis decompositions

Maximizing performance by retiming and clock skew scheduling

A practical approach to multiple-class retiming

Performance-driven integration of retiming and resynthesis

Kernel-based power optimization of RTL components: exact and approximate extraction algorithms

Customized instruction-sets for embedded processors

System-level hardware/software trade-offs

A timing-driven soft-macro resynthesis method in interaction with chip floorplanning

An O-tree representation of non-slicing floorplan and its applications

Module placement for analog layout using the sequence-pair representation

Genetic list scheduling algorithm for scheduling and allocation on a loosely coupled heterogeneous multiprocessor system

Performance-driven scheduling with bit-level chaining

A model for scheduling protocol-constrained components and environments

A reordering technique for efficient code motion

Coverage estimation for symbolic model checking

Improving symbolic traversals by means of activity profiles

Improved approximate reachability using auxiliary state variables

Symbolic model checking using SAT procedures instead of BDDs

Power efficient mediaprocessors: design space exploration

Global multimedia system design exploration using accurate memory organization feedback

Implementation of a scalable MPEG-4 wavelet-based visual texture compression system

A 10 Mbit/s upstream cable modem with automatic equalization

Panel: cell libraries - build vs. buy; static vs. dynamic

Multilevel k-way hypergraph partitioning

Hypergraph partitioning for VLSI CAD: methodology for heuristic development, experimentation and reporting

Hypergraph partitioning with fixed vertices

Relaxation and clustering in a local search framework: application to linear placement

An /spl alpha/-approximate algorithm for delay-constraint technology mapping

Technology mapping for FPGAs with nonuniform pin delays and fast interconnections

Automated phase assignment for the synthesis of low power domino circuits

Enhancing simulation with BDDs and ATPG

Cycle-based symbolic simulation of gate-level synchronous circuits

Exploiting positive equality and partial non-consistency in the formal verification of pipelined microprocessors

Formal verification using parametric representations of Boolean constraints

Vertical benchmarks for CAD

A framework for user assisted design space exploration

Fast prototyping: a system design flow applied to a complex System-On-Chip multiprocessor design

Verification and management of a multimillion-gate embedded core design

Panel: parasitic extraction accuracy; how much is enough?

Mixed-V/sub th/ (MVT) CMOS circuit design methodology for low power applications

Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing

Leakage control with efficient use of transistor stacks in single threshold CMOS

A practical gate resizing technique considering glitch reduction for low power design

Gradient-based optimization of custom circuits using a static-timing formulation

Simultaneous circuit partitioning/clustering with retiming for performance optimization

Wave steering in YADDs: a novel non-iterative synthesis and layout technique

MERLIN: semi-order-independent hierarchical buffered routing tree generation using local neighborhood search

Buffer insertion with accurate gate and interconnect delay computation

Reducing cross-coupling among interconnect wires in deep-submicron datapath design

A novel VLSI layout fabric for deep sub-micron applications

Improved delay prediction for on-chip buses [high-level synthesis]

Noise-aware repeater insertion and wire sizing for on-chip interconnect using hierarchical moment-matching

Interconnect estimation and planning for deep submicron designs

ECL: a specification environment for system-level design

Representation of function variants for embedded system optimization and synthesis

Vex-a CAD toolbox

Constraint management for collaborative electronic design [VLSI]

Panel: MEMS CAD beyond multi-million transistors

A multiscale method for fast capacitance extraction

Efficient capacitance computation for structures with nonuniform adaptive surface meshes

Substrate modeling and lumped substrate resistance extraction for CMOS ESD/latchup circuit simulation

Dynamic power management based on continuous-time Markov decision processes

Parallel mixed-level power simulation based on spatiotemporal circuit partitioning

Low-power behavioral synthesis optimization using multiple precision arithmetic

A methodology for the verification of a "system on chip"

ICEBERG: an embedded in-circuit emulator synthesizer for microcontrollers

Microprocessor based testing for core-based system on chip

Using partitioning to help convergence in the standard-cell design automation methodology

Comparing RTL and behavioral design methodologies in the case of a 2M-transistor ATM shaper

Engineering change: methodology and applications to behavioral and system synthesis

Reconfigurable computing: what, why, and implications for design automation

An automated temporal partitioning and loop fission approach for FPGA based reconfigurable synthesis of DSP applications

Dynamically reconfigurable architecture for image processor applications

Multi-time simulation of voltage-controlled oscillators

Efficient computation of quasi-periodic circuit operating conditions via a mixed frequency/time approach

Time-mapped harmonic balance

Test generation for gigahertz processors using an automatic functional constraint extractor

PROPTEST: a property based test pattern generator for sequential circuits using test compaction

Multiple error diagnosis based on Xlists

Simulation vector generation from HDL descriptions for observability-enhanced statement coverage

A two-state methodology for RTL logic simulation

An approach for extracting RT timing information to annotate algorithmic VHDL specifications

A massively-parallel easily-scalable satisfiability solver using reconfigurable hardware

Dynamic fault diagnosis on reconfigurable hardware

Hardware compilation for FPGA-based configurable computing machines

0.18 /spl mu/m CMOS and beyond

SOI digital CMOS VLSI-a design perspective

Equivalent Elmore delay for RLC trees

Effects of inductance on the propagation delay and repeater insertion in VLSI circuits

Retiming for DSM with area-delay trade-offs and delay constraints

Functional timing analysis for IP characterization

Detecting false timing paths: experiments on PowerPC/sup TM/ microprocessors

On ILP formulations for built-in self-testable data path synthesis

Improving the test quality for scan-based BIST using a general test application scheme

Built-in test sequence generation for synchronous sequential circuits based on loading and expansion of test subsequences

Analysis of performance impact caused by power supply noise in deep submicron devices

A floorplan-based planning methodology for power and clock distribution in ASICs [CMOS technology]

Digital detection of analog parametric faults in SC filters

Application of high level interface-based design to telecommunications system hardware

Hardware reuse at the behavioral level

Description and simulation of hardware/software systems with Java

Java driven codesign and prototyping of networked embedded systems

Panel: subwavelength lithography: how will it affect your design flow?

Subwavelength lithography and its potential impact on design and EDA

Synthesis of embedded software using free-choice Petri nets

Exact memory size estimation for array computations without loop unrolling

Constraint driven code selection for fixed-point DSPs

Rapid development of optimized DSP code from a high level description through software estimations

Software environment for a multiprocessor DSP

Robust FPGA intellectual property protection through multiple small watermarks

Robust techniques for watermarking sequential circuit designs

Effective iterative techniques for fingerprinting design IP [VLSI CAD]

Behavioral synthesis techniques for intellectual property protection

Design and implementation of a scalable encryption processor with embedded variable DC/DC converter

Design considerations for battery-powered electronics

Cycle-accurate simulation of energy consumption in embedded systems

Lowering power consumption in clock by using globally asynchronous locally synchronous design style

A CAD tool for optical MEMS

On thermal effects in deep sub-micron VLSI interconnects

Converting a 64 b PowerPC processor from CMOS bulk to SOI technology

A framework for collaborative and distributed Web-based design

Dealing with inductance in high-speed chip design

Interconnect analysis: from 3D structures to circuit models

IC analyses including extracted inductance models

On-chip inductance issues in multiconductor systems

A methodology for accurate performance evaluation in architecture exploration

LISA-machine description language for cycle-accurate models of programmable DSP architectures

Exploiting intellectual properties in ASIP designs for embedded DSP software

MAELSTROM: efficient simulation-based synthesis for custom analog cells

Behavioral synthesis of analog systems using two-layered design space exploration

Circuit complexity reduction for symbolic analysis of analog integrated circuits

Cycle and phase accurate DSP modeling and integration for HW/SW co-verification

A study in coverage-driven test generation

IC test using the energy consumption ratio

Design strategy of on-chip inductors for highly integrated RF systems

The simulation and design of integrated inductors

Optimization of inductor circuits via geometric programming

Panel: what is the proper system on chip design methodology?

Conference Author/Panelist Index

Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175)

Proceedings of the 34th Design Automation Conference

33rd Design Automation Conference Proceedings, 1996

32nd Design Automation Conference

31st Design Automation Conference

[1992] Proceedings 29th ACM/IEEE Design Automation Conference

28th ACM/IEEE Design Automation Conference

27th ACM/IEEE Design Automation Conference

26th ACM/IEEE Design Automation Conference

25th ACM/IEEE, Design Automation Conference.Proceedings 1988.

24th ACM/IEEE Design Automation Conference

23rd ACM/IEEE Design Automation Conference

22nd ACM/IEEE Design Automation Conference

21st Design Automation Conference Proceedings

20th Design Automation Conference Proceedings

19th Design Automation Conference

18th Design Automation Conference

17th Design Automation Conference

16th Design Automation Conference

15th Design Automation Conference

30th ACM/IEEE Design Automation Conference

An efficient Lyapunov equation-based approach for generating reduced-order models of interconnect

Content Provider	IEEE Xplore Digital Library
Author	Jing-Rebecca Li Wang, F. White, J.
Copyright Year	1999
Description	Author affiliation: Res. Lab. of Electron., MIT, Cambridge, MA, USA (Jing-Rebecca Li)
Abstract	In this paper we present a new algorithm for computing reduced-order models of interconnect which utilizes the dominant controllable subspace of the system. The dominant controllable modes are computed via a new iterative Lyapunov equation solver, Vector ADI. This new algorithm is as inexpensive as Krylov subspace-based moment matching methods, and often produces a better approximation over a wide frequency range. A spiral inductor and a transmission line example show this new method can be much more accurate than moment matching via Arnoldi.
Starting Page	1
Ending Page	6
File Size	529802
Page Count	6
File Format	PDF
ISBN	1581130929
DOI	10.1109/DAC.1999.781220
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-06-21
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Equations Integrated circuit interconnections Reduced order systems Vectors Space technology Iterative algorithms LAN interconnection Control systems Permission Jacobian matrices
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: ndl-support@iitkgp.ac.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in