Please wait, while we are loading the content...
Please wait, while we are loading the content...
Content Provider | IEEE Xplore Digital Library |
---|---|
Author | Marr, H.B. George, J. Anderson, D.V. Hasler, P. |
Copyright Year | 2008 |
Description | Author affiliation: Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA (Marr, H.B.; George, J.; Anderson, D.V.; Hasler, P.) |
Abstract | To achieve ultra-low energy datapath units, probabilistic computing can be employed such that supply voltages are lowered to near threshold or subthreshold levels causing probabilistic operation of devices. The limit to voltage scaling for deterministic computing is the thermodynamic limit where gates begin to fail on a probabilistic basis due to thermal noise. It has been shown in prior work that probabilistic datapath units can be designed to compute successfully and that this operation is desireable given the extreme energy savings available. Continuing with this work, 2 novel theorems are developed proving which gates and circuit topologies are most amenable to probabilistic errors. To illustrate these theorems at work, a case study of a full adder is given that shows the most energy efficient full adder design for a given error rate under ultra-low supply voltage conditions where the thermal noise constraint exists. Simulation results using TSMC 0.25 mum technology are given verifying the ultra-low power, probabilistic full adder designs. It will be shown that for a given error rate, the energy consumption of a full adder can be improved up to 6X over the baseline case that optimizes for speed using these probabilistic design principles. Further, over 10X energy savings is acheived for a full adder over the deterministic case. |
Starting Page | 366 |
Ending Page | 369 |
File Size | 368882 |
Page Count | 4 |
File Format | |
ISBN | 9781424421664 |
ISSN | 15483746 |
DOI | 10.1109/MWSCAS.2008.4616812 |
Language | English |
Publisher | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Publisher Date | 2008-08-10 |
Publisher Place | USA |
Access Restriction | Subscribed |
Rights Holder | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Subject Keyword | Logic gates Probabilistic logic Adders Noise Thermal noise Noise measurement Integrated circuit modeling |
Content Type | Text |
Resource Type | Article |
Subject | Electrical and Electronic Engineering Electronic, Optical and Magnetic Materials |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
Sl. | Authority | Responsibilities | Communication Details |
---|---|---|---|
1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
7 | National Digital Libarray of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
Loading...
|