NDLI: Architecture model for approximate tandem repeat detection

Content Provider	IEEE Xplore Digital Library
Author	Martinek, T. Lexa, M.
Copyright Year	2011
Description	Author affiliation: Faculty of Information Technology, Brno University of Technology, Božetěchova 2, 612 66, Czech Republic (Martinek, T.) \|\| Faculty of Informatics, Masaryk University, Botanická 68a, Brno, 602 00, Czech Republic (Lexa, M.)
Abstract	Algorithms for biological sequence analysis, such as approximate string matching or algorithms for identification of sequence patterns supporting specific structural elements, present good opportunities for hardware acceleration. Implementation of these algorithms often results in architectures based on multidimensional arrays of computing elements. Mapping effectively these computational structures on FPGAs remains one of the challenging problems. This paper focuses on a specific hardware architecture for detection of approximate tandem repeats in sequences. We show how to create a parametrized architecture model combined with an automatic technique that can determine appropriate circuit dimensions with respect to input task parameters and the target platform properties.
Starting Page	239
Ending Page	242
File Size	134870
Page Count	4
File Format	PDF
ISBN	9781457712913
ISSN	2160052X
e-ISBN	9781457712920
e-ISBN	9781457712906
DOI	10.1109/ASAP.2011.6043277
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-09-11
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer architecture Bandwidth Field programmable gate arrays Integrated circuit modeling Mathematical model Hardware Equations FPGA Approximate tandem repeat Architecture model Automated mapping
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Knowledge-Based Neural Network Model for FPGA Logical Architecture Development

QDEC machine increased reliability in programmable FPGA circuit

An analytical model describing the relationships between logic architecture and FPGA density

FPGA implementation of mono and stereo inverse perspective mapping for obstacle detection

FPGA implementation of an associative content addressable memory

Hardware-in-the-loop simulations of circuit architectures for the computation of exact and approximate explicit MPC control functions

FPGA implementation of an excitatory and inhibitory connectionist model for motion perception

HCM: An abstraction layer for seamless programming of DPR FPGA

Runtime Task Mapping Based on Hardware Configuration Reuse

Architecture model for approximate tandem repeat detection

Similar Documents

Knowledge-Based Neural Network Model for FPGA Logical Architecture Development

QDEC machine increased reliability in programmable FPGA circuit

An analytical model describing the relationships between logic architecture and FPGA density

FPGA implementation of mono and stereo inverse perspective mapping for obstacle detection

FPGA implementation of an associative content addressable memory

Hardware-in-the-loop simulations of circuit architectures for the computation of exact and approximate explicit MPC control functions

FPGA implementation of an excitatory and inhibitory connectionist model for motion perception

HCM: An abstraction layer for seamless programming of DPR FPGA

Runtime Task Mapping Based on Hardware Configuration Reuse

Architecture model for approximate tandem repeat detection