Thumbnail
Access Restriction
Subscribed

Author Razouk, R.R. ♦ Estrin, G.
Sponsorship IEEE Computer Society Technical Committee on Distributed Process ♦ IEEE Computer Society Technical Committee on VLSI ♦ IEEE Technical Committee on Computer Architecture ♦ IEEE Computer Society
Source IEEE Xplore Digital Library
Content type Text
Publisher Institute of Electrical and Electronics Engineers, Inc. (IEEE)
File Format PDF
Copyright Year ©1968
Language English
Subject Domain (in DDC) Computer science, information & general works ♦ Data processing & computer science
Subject Keyword verification ♦ Automated control-flow analysis ♦ communication protocols ♦ computer-aided design ♦ deadlock detection ♦ graph models
Abstract This paper models the CCITT X.21 interface specification using a graph model and verifies the behavior of the interface using analysis tools accessible through UCLA's SARA (System Architects' Apprentice) design aid system. Behavior of the interface is modeled in three domains: control flow, data flow, and interpretation. Explicit models of assumed behavior for the environment and for the system under study are incorporated in a SARA world view such that systematic analysis and simulation can be applied.
Description Author affiliation :: Department of Computer Science, University of California
ISSN 00189340
Education Level UG and PG
Learning Resource Type Article
Publisher Date 1980-12-01
Publisher Place U.S.A.
Rights Holder Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Volume Number C-29
Issue Number 12
Size (in Bytes) 4.88 MB
Page Count 15
Starting Page 1038
Ending Page 1052


Source: IEEE Xplore Digital Library