Thumbnail
Access Restriction
Subscribed

Author Canal, Ramon ♦ Liang, Xiaoyao ♦ Jing, Naifeng ♦ Mao, Zhigang ♦ Guo, Minyi ♦ Lu, Yao ♦ Shen, Yao ♦ Ganapathy, Shrikanth
Source ACM Digital Library
Content type Text
Publisher Association for Computing Machinery (ACM)
File Format PDF
Language English
Subject Domain (in DDC) Computer science, information & general works ♦ Data processing & computer science
Abstract The heavily-threaded data processing demands of streaming multiprocessors (SM) in a GPGPU require a large register file (RF). The fast increasing size of the RF makes the area cost and power consumption unaffordable for traditional SRAM designs in the future technologies. In this paper, we propose to use embedded-DRAM (eDRAM) as an alternative in future GPGPUs. Compared with SRAM, eDRAM provides higher density and lower leakage power. However, the limited data retention time in eDRAM poses new challenges. Periodic refresh operations are needed to maintain data integrity. This is exacerbated with the scaling of eDRAM density, process variations and temperature. Unlike conventional CPUs which make use of multi-ported RF, most of the RFs in modern GPGPU are heavily banked but not multi-ported to reduce the hardware cost. This provides a unique opportunity to hide the refresh overhead. We propose two different eDRAM implementations based on 3T1D and 1T1C memory cells. To mitigate the impact of periodic refresh, we propose two novel refresh solutions using bank bubble and bank walk-through. Plus, for the 1T1C RF, we design an interleaved bank organization together with an intelligent warp scheduling strategy to reduce the impact of the destructive reads. The analysis shows that our schemes present better energy efficiency, scalability and variation tolerance than traditional SRAM-based designs.
Description Affiliation: Universitat Politecnica de Catalunya, Barcelona, Spain (Ganapathy, Shrikanth; Canal, Ramon) || Shanghai Jiao Tong University, Shanghai, China (Jing, Naifeng; Shen, Yao; Lu, Yao; Mao, Zhigang; Guo, Minyi; Liang, Xiaoyao)
Age Range 18 to 22 years ♦ above 22 year
Educational Use Research
Education Level UG and PG
Learning Resource Type Article
Publisher Date 1981-04-01
Publisher Place New York
Journal ACM SIGARCH Computer Architecture News (CARN)
Volume Number 41
Issue Number 3
Page Count 12
Starting Page 344
Ending Page 355


Open content in new tab

   Open content in new tab
Source: ACM Digital Library