Thumbnail
Access Restriction
Subscribed

Author Bolotin, E. ♦ Cidon, I. ♦ Ginosar, R. ♦ Kolodny, A.
Source IEEE Xplore Digital Library
Content type Text
Publisher Institute of Electrical and Electronics Engineers, Inc. (IEEE)
File Format PDF
Copyright Year ©2007
Language English
Subject Domain (in DDC) Technology ♦ Engineering & allied operations ♦ Applied physics
Subject Keyword Routing ♦ Network-on-a-chip ♦ Costs ♦ Network topology ♦ Telecommunication traffic ♦ Hardware ♦ Shape ♦ Network interfaces ♦ Logic ♦ Radio access networks
Abstract The majority of current network on chip (NoC) architectures employ mesh topology and use simple static routing, to reduce power and area. However, regular mesh topology is unrealistic due to variations in module sizes and shapes, and is not suitable for application-specific NoCs. Consequently, simplistic routing techniques such as XY routing are inadequate, raising the need for low cost alternatives which can work in irregular mesh networks. In this paper we present a novel technique for reducing the total hardware cost of routing tables for both source and distributed routing approaches. The proposed technique is based on applying a fixed routing function combined with minimal deviation tables that are used only when the routing decisions for a given destination deviate from the predefined routing function. We apply this methodology to compare three hardware efficient routing methods for irregular mesh topology NoCs. For each method, we develop path selection algorithms that minimize the overall cost of routing tables. Finally, we demonstrate by simulations on random and specific real application network instances a significant cost saving compared to standard solutions, and examine the scaling of cost savings with growing NoC size
Description Author affiliation: Electr. Eng. Dept., Israel Inst. of Technol., Haifa (Bolotin, E.; Cidon, I.; Ginosar, R.; Kolodny, A.)
ISBN 9783981080124
Educational Role Student ♦ Teacher
Age Range above 22 year
Educational Use Research ♦ Reading
Education Level UG and PG
Learning Resource Type Article
Publisher Date 2007-04-16
Publisher Place France
Rights Holder ESCI
Size (in Bytes) 7.62 MB
Page Count 6
Starting Page 1
Ending Page 6


Source: IEEE Xplore Digital Library