Thumbnail
Access Restriction
Subscribed

Author Correa, B.A. ♦ Eusse, J.F. ♦ Velez, J.F.
Source IEEE Xplore Digital Library
Content type Text
Publisher Institute of Electrical and Electronics Engineers, Inc. (IEEE)
File Format PDF
Copyright Year ©2007
Language English
Subject Domain (in DDC) Computer science, information & general works ♦ Special computer methods ♦ Natural sciences & mathematics ♦ Physics ♦ Electricity & electronics
Subject Keyword Productivity ♦ Design methodology ♦ Unified modeling language ♦ Time to market ♦ Software systems ♦ Hardware ♦ System-on-a-chip ♦ Cryptography ♦ Transistors ♦ Consumer electronics
Abstract Due to the increasing complexity of Systems-On-Chip (SoC), there is a need for new design methodologies in order to develop designs at higher levels of abstraction, reduce the time to market, enable functional verification and conceptual correctness at early design stages, and simplify the hardware/software partitioning tasks. Recently, there has been a growing interest in using the Unified Modeling Language (UML) together with SystemC for the design of hardware/software systems at high levels of abstraction. In this paper, an approach to translate UML 2.0 notations to the SystemC language is presented. The UML notation is extended to represent SystemC elements through the adaptation of a UML profile for SystemC. An implementation example is given to illustrate the transformation process of UML to SystemC by means of modeling an encryption system based on the Advanced Encryption Standard (AES).
Description Author affiliation: Univ. of Antioquia, Medellin (Correa, B.A.; Eusse, J.F.)
ISBN 9780769529745
Educational Role Student ♦ Teacher
Age Range above 22 year
Educational Use Research ♦ Reading
Education Level UG and PG
Learning Resource Type Article
Publisher Date 2007-09-25
Publisher Place Mexico
Rights Holder Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Size (in Bytes) 343.16 kB
Page Count 6
Starting Page 740
Ending Page 745


Source: IEEE Xplore Digital Library