Access Restriction

Author Chengmo Yang ♦ Orailoglu, A.
Source IEEE Xplore Digital Library
Content type Text
Publisher Institute of Electrical and Electronics Engineers, Inc. (IEEE)
File Format PDF
Copyright Year ©2009
Language English
Subject Domain (in DDC) Technology ♦ Engineering & allied operations ♦ Applied physics
Subject Keyword Adaptive scheduling ♦ Dynamic scheduling ♦ Processor scheduling ♦ Runtime ♦ Timing ♦ Degradation ♦ Scheduling algorithm ♦ Availability ♦ Computer science ♦ Reliability engineering
Abstract The computing engines of many current applications are powered by MPSoC platforms, which promise significant speedup but induce increased reliability problems as a result of ever growing integration density and chip size. While static MPSoC execution schedules deliver predictable worst-case performance, the absence of dynamic variability unfortunately constrains their usefulness in such an unreliable execution environment. Adaptive static schedules with predictable responses to run-time resource variations have consequently been proposed, yet the extra constraints imposed by adaptivity on task assignment have resulted in schedule length increases. We propose to eradicate the associated performance degradation of such techniques while retaining all the concomitant benefits, by exploiting an inherent degree of freedom in task assignment regarding the logical to physical core mapping. The proposed technique relies on the use of core reordering and rotation through utilizing a graph representation model, which enables a direction translation of inter-core communication paths into order requirements between cores. The algorithmic implementation results confirm that the proposed technique can drastically reduce the schedule length overhead of both pre- and post- reconfiguration schedules.
Description Author affiliation: Computer Science and Engineering Department, University of California, San Diego, 9500 Gilman Drive, La Jolla, 92093, USA (Chengmo Yang; Orailoglu, A.)
ISBN 9781424437818
ISSN 15301591
Educational Role Student ♦ Teacher
Age Range above 22 year
Educational Use Research ♦ Reading
Education Level UG and PG
Learning Resource Type Article
Publisher Date 2009-04-20
Publisher Place France
Rights Holder European Design Automation Association (EDAA)
Size (in Bytes) 145.70 kB
Page Count 6
Starting Page 63
Ending Page 68

Source: IEEE Xplore Digital Library