Access Restriction

Author Das, A. ♦ Schuchhardt, M. ♦ Hardavellas, N. ♦ Memik, G. ♦ Choudhary, A.
Source IEEE Xplore Digital Library
Content type Text
Publisher Institute of Electrical and Electronics Engineers, Inc. (IEEE)
File Format PDF
Copyright Year ©2012
Language English
Subject Domain (in DDC) Technology ♦ Engineering & allied operations ♦ Applied physics
Subject Keyword Tiles ♦ System-on-a-chip ♦ Multicore processing ♦ Coherence ♦ Integrated circuit interconnections ♦ Principal component analysis ♦ Multicore architecture ♦ On-chip networks ♦ Non-uniform caches
Abstract On-chip interconnection networks consume a significant fraction of the chip's power, and the rapidly increasing core counts in future technologies is going to further aggravate their impact on the chip's overall power consumption. A large fraction of the traffic originates not from data messages exchanged between sharing cores, but from the communication between the cores and intermediate hardware structures (i.e., directories) for the purpose of maintaining coherence in the presence of conflicting updates. In this paper, we propose Dynamic Directories, a method allowing the directories to be placed arbitrarily in the chip by piggy-backing the virtual to physical address translation. This eliminates a large fraction of the on-chip interconnect traversals, hence reducing the power consumption. Through trace-driven and cycle-accurate simulation in a range of scientific and Map-Reduce applications, we show that our technique reduces the power and energy expended by the on-chip interconnect by up to 37% (16.4% on average) with negligible hardware overhead and a small improvement in performance (1.3% on average).21
Description Author affiliation: Datacenter and Connected Systems Group, Intel Corporation, Hillsboro, OR USA (Das, A.) || Electrical Engineering and Computer Science Department, Northwestern University, Evanston, IL USA (Schuchhardt, M.; Hardavellas, N.; Memik, G.; Choudhary, A.)
ISBN 9781457721458
ISSN 15301591
Educational Role Student ♦ Teacher
Age Range above 22 year
Educational Use Research ♦ Reading
Education Level UG and PG
Learning Resource Type Article
Publisher Date 2012-03-12
Publisher Place Germany
Rights Holder European Design Automation Association (EDAA)
Size (in Bytes) 309.29 kB
Page Count 6
Starting Page 479
Ending Page 484

Source: IEEE Xplore Digital Library