Thumbnail
Access Restriction
Subscribed

Author Worapishet, A. ♦ Moolpho, K. ♦ Ngarmnil, J.
Sponsorship IEEE Region 10
Source IEEE Xplore Digital Library
Content type Text
Publisher Institute of Electrical and Electronics Engineers, Inc. (IEEE)
File Format PDF
Copyright Year ©2004
Language English
Subject Domain (in DDC) Computer science, information & general works ♦ Data processing & computer science
Subject Keyword Robustness ♦ Voltage ♦ Signal processing ♦ Capacitors ♦ Clocks ♦ Capacitance ♦ Circuit simulation ♦ Coupling circuits ♦ Inverters ♦ Sampling methods
Abstract A track-and-hold (T/H) circuit using the floating-gate (FG) technique is introduced based upon a pair of complementary FGMOS transistors. Its main features include low complexity, low operating supply voltage and gain insensitivity to device mismatches. Emphasis is given on the circuit operation. Functional verification is provided through simulated performances of a single T/H cell.
Description Author affiliation: Mahanakorn Microelectron. Res. Centre, Mahanakorn Univ. of Technol., Bangkok, Thailand (Worapishet, A.)
ISBN 0780385608
Educational Role Student ♦ Teacher
Age Range above 22 year
Educational Use Research ♦ Reading
Education Level UG and PG
Learning Resource Type Article
Publisher Date 2004-11-24
Publisher Place Thailand
Rights Holder Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Size (in Bytes) 1.89 MB
Page Count 4
Starting Page 286
Ending Page 289


Source: IEEE Xplore Digital Library