Thumbnail
Access Restriction
Subscribed

Author Mamelak, J. S.
Source ACM Digital Library
Content type Text
Publisher Association for Computing Machinery (ACM)
File Format PDF
Copyright Year ©1966
Language English
Subject Domain (in DDC) Computer science, information & general works ♦ Data processing & computer science
Abstract The object of the work described was to develop a procedure for the allocation of logic to cards, boards, platters and so on which utilize modular circuit design and etched wiring techniques.A chain of logic elements is a set of interconnected (logic) elements two of which connect to, at least, the remaining elements of this set. Every logic diagram has a characteristic set of chains. A subset of these chains is selected to initiate the determination of the locations of each element on a card. The elements of a chain are assigned to one row or column of platter locations. The positions of the chains in relation to one another are determined by such criteria as total wire length reduction, proximity requirements between gates based on electrical considerations and the proximity requirements between elements and pins based on timing considerations.The effectiveness of the automatic procedure was tested during the design of small cards (mounting 16 modules, up to 64 gates). In these circumstances human experience and insight are at their best. The layouts of experienced technicians and engineers were compared with the layouts produced by the program. Significant similarities between the determinations were found in all cases tested.
ISSN 00045411
Age Range 18 to 22 years ♦ above 22 year
Educational Use Research
Education Level UG and PG
Learning Resource Type Article
Publisher Date 1966-10-01
Publisher Place New York
e-ISSN 1557735X
Journal Journal of the ACM (JACM)
Volume Number 13
Issue Number 4
Page Count 15
Starting Page 615
Ending Page 629


Open content in new tab

   Open content in new tab
Source: ACM Digital Library