Thumbnail
Access Restriction
Subscribed

Author Jaeha Kim ♦ Jeong-Kyoum Kim ♦ Bong-Joon Lee ♦ Deog-Kyoon Jeong
Sponsorship IEEE Circuits and Systems Society
Source IEEE Xplore Digital Library
Content type Text
Publisher Institute of Electrical and Electronics Engineers, Inc. (IEEE)
File Format PDF
Copyright Year ©2004
Language English
Subject Domain (in DDC) Natural sciences & mathematics ♦ Physics ♦ Electricity & electronics
Subject Keyword Design optimization ♦ Circuits ♦ Bandwidth ♦ Transmitters ♦ Inductors ♦ CMOS technology ♦ Design methodology ♦ Transformers ♦ CMOS process ♦ Mutual coupling ♦ on-chip inductor ♦ CMOS ♦ communication circuits ♦ current mode logic ♦ inductive peaking
Abstract This paper describes design methodologies for the optimal inductive peaking structures used for the 40-Gb/s serializing transmitter circuits presented in. The implemented transmitter had more than 400 on-chip inductors and transformers in order to achieve the bandwidth required for the 38.4-Gb/s operation demonstrated in a 0.13-μm CMOS process. A bridged T-coil network with inverted mutual coupling was found more effective than the conventional T-coil with sizeable driver-side capacitance. An iterative refinement procedure that directly optimizes the circuit's large-signal transient response at the presence of the inductor parasitics and device nonlinearities via HSPICE-ASITIC joint-simulation is described. The procedure resulted in more than 3 × improvement in bandwidth for the CML buffer, multiplexer, and latch circuits. It is shown that the area and the achievable bandwidth of the optimal inductive peaking structures will scale favorably with the CMOS technology trends.
Description Author affiliation :: Sch. of Electr. Eng., Seoul Nat. Univ., Seoul, South Korea
Author affiliation :: Inter-Univ. Semicond. Res. Center, Seoul Nat. Univ., Seoul, South Korea
ISSN 15498328
Education Level UG and PG
Learning Resource Type Article
Publisher Date 2009-12-01
Publisher Place U.S.A.
Rights Holder Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Volume Number 56
Issue Number 12
Size (in Bytes) 2.23 MB
Page Count 12
Starting Page 2544
Ending Page 2555


Source: IEEE Xplore Digital Library