Thumbnail
Access Restriction
Open

Author Madhu, A.
Researcher Madhu, A.
Source NIT Rourkela-Thesis
Content type Text
Educational Degree Master of Technology (M.Tech.)
File Format PDF
Language English
Subject Domain (in DDC) Technology ♦ Engineering & allied operations ♦ Applied physics
Subject Keyword Signal Processing
Abstract The success of multicarrier modulation in the form of OFDM in radio channels illuminates a path one could take towards high-rate underwater acoustic communications,and recently there are intensive investigations on underwater OFDM. Processing power has increased to a point where orthogonal frequency division multiplexing (OFDM) has become feasible and economical. Since many wireless communication systems being developed use OFDM, it is a worthwhile research topic. Some examples of applications using OFDM include Digital subscriber line (DSL), Digital Audio Broadcasting (DAB),High definition television (HDTV) broadcasting, IEEE 802.11 (wireless networking standard).OFDM is a strong candidate and has been suggested or standardized in high speed communication systems. In this Thesis in first phase ,we analyzes the factor that affects the OFDM performance. The performance of OFDM was assessed by using computer simulations performed using Matlab7.2 .it was simulated under Additive white Gaussian noise (AWGN) ,Exponential Multipath channel and Carrier frequency offset conditions for different modulation schemes like binary phase shift keying (BPSK), Quadrature phase shift keying (QPSK),16 Quadrature amplitude modulation (16-QAM),64-Quadrature amplitude modulation(64-QAM)which are used for achieving high data rates.In second phase we implement the acoustic OFDM transmitter and receiver design of [4,5] on a TMS320C6713 DSP board. We analyze the workload and identify the most timeconsuming operations. Based on the workload analysis, we tune the algorithms and optimize the code to substantially reduce the synchronization time to 0.2 seconds and the processing time of one OFDM block to 2.7235 seconds on a DSP processor at 225 MHz. This experimentation provides guidelines on our future work to reduce the per-block processing time to be less than the block duration of 0.23 seconds for real time operations.
Education Level UG and PG
Learning Resource Type Thesis
Publisher Date 2008-01-01