Thumbnail
Access Restriction
Subscribed

Author Colinge, Cynthia ♦ Roberds, Brian ♦ Doyle, Brian
Source SpringerLink
Content type Text
Publisher Springer-Verlag
File Format PDF
Copyright Year ©2001
Language English
Subject Domain (in DDC) Natural sciences & mathematics ♦ Chemistry & allied sciences
Subject Keyword Wafer bonding ♦ Si layer transfer ♦ polymer ♦ Optical and Electronic Materials ♦ Characterization and Evaluation of Materials ♦ Electronics and Microelectronics, Instrumentation ♦ Solid State Physics and Spectroscopy
Abstract Two experiments were performed that demonstrate an extension of the ion-cut layer transfer technique where a polymer is used for planarization and bonding. In the first experiment hydrogen-implanted silicon wafers were deposited with two to four microns low-temperature plasma-enhanced tetraethoxysilane (TEOS). The wafers were then bonded to a second wafer, which had been coated with a spin-on polymer. The bonded pairs were heated to the ion-cut temperature resulting in the transfer of a 400 nm layer silicon. The polymer enabled the bonding of an unprocessed silicon wafer to the as-deposited TEOS with a microsurface roughness larger than 10 nm, while the TEOS provided sufficient stiffness for ion cut. In the second experiment, an intermediate transfer wafer was patterned and vias were etched through the wafer using a 25% tetramethylammonium hydroxide (TMAH) solution and nitride as masking material. The nitride was then stripped using dilute hydrofluoric acid (HF). The transfer wafer was then bonded to an oxidized (100 nm) hydrogen-implanted silicon wafer. After ion-cut annealing a silicon-on-insulator (SOI) wafer was produced on the transfer wafer. The thin silicon layer of the SOI structure was then bonded to a third wafer using a spin-on polymer as the bonding material. The sacrificial oxide layer was then etched away in HF, freeing the thin silicon from the transfer wafer. The result produced a thin silicon-on-polymer structure bonded to the third wafer. These results demonstrate the feasibility of transferring a silicon layer from a wafer to a second intermediate “transfer” or “universal” reusable substrate. The second transfer step allows the thin silicon layer to be subsequently bonded to a potential third device wafer followed by debonding of the transfer wafer creating stacked three-dimensional structures.
ISSN 03615235
Age Range 18 to 22 years ♦ above 22 year
Educational Use Research
Education Level UG and PG
Learning Resource Type Article
Publisher Date 2001-01-01
Publisher Place New York
e-ISSN 1543186X
Journal Journal of Electronic Materials
Volume Number 30
Issue Number 7
Page Count 4
Starting Page 841
Ending Page 844


Open content in new tab

   Open content in new tab
Source: SpringerLink