Thumbnail
Access Restriction
Subscribed

Author Taskin, Baris ♦ Chiu, Andy ♦ Salkind, Jonathan ♦ Venutolo, Daniel
Source ACM Digital Library
Content type Text
Publisher Association for Computing Machinery (ACM)
File Format PDF
Copyright Year ©2009
Language English
Subject Domain (in DDC) Computer science, information & general works ♦ Data processing & computer science
Subject Keyword Quantum-dot cellular automata ♦ Clocking ♦ Memory design
Abstract A quantum-dot cellular automata (QCA) design of an $\textit{nxm}-bit,$ shift-register-based memory architecture is presented. The architecture maintains data at a stable conformation, which is contrary to traditional data in-motion concept for QCA architectures. The memory architecture is based on an existing dual-phase-synchronized, line-based, one-bit QCA memory cell building block that provides size and latency improvements over other known one-bit memory cells through its novel clocking scheme. Read/write latencies up to ∼2X lower than the existing tile-based architecture with three-phase, line-based memory cells are obtained. Simulations with QCADesigner and HDLQ are performed on a sample $4\textit{x}8$ bit memory architecture implementation.
ISSN 15504832
Age Range 18 to 22 years ♦ above 22 year
Educational Use Research
Education Level UG and PG
Learning Resource Type Article
Publisher Date 2009-02-03
Publisher Place New York
e-ISSN 15504840
Journal ACM Journal on Emerging Technologies in Computing Systems (JETC)
Volume Number 5
Issue Number 1
Page Count 18
Starting Page 1
Ending Page 18


Open content in new tab

   Open content in new tab
Source: ACM Digital Library