Thumbnail
Access Restriction
Subscribed

Author Ramachandran, Vijaya
Source ACM Digital Library
Content type Text
Publisher Association for Computing Machinery (ACM)
File Format PDF
Copyright Year ©1986
Language English
Subject Domain (in DDC) Computer science, information & general works ♦ Data processing & computer science
Abstract It is assumed that long wires represent large capacitive loads, and the effect on the area of a VLSI layout when drivers are introduced along many long wires in the layout is investigated. A layout is presented for which the introduction of $\textit{standard}$ drivers along long wires squares the area of the layout; it is shown, however, that the increase in area is never greater than the layout's area squared if the driver can be laid out in a square region. This paper also shows an area-time trade-off for the driver of a single long wire of length / by which the area of the driver from $&THgr;(\textit{l}),$ to $&THgr;(\textit{lq}),$ $\textit{q}$ < l, can be reduced if a delay of $&THgr;(\textit{l}l-q)$ rather than &THgr;(log $\textit{l})$ can be tolerated. Tight bounds are also obtained on the worst-case area increase in general layouts having these drivers.
ISSN 00045411
Age Range 18 to 22 years ♦ above 22 year
Educational Use Research
Education Level UG and PG
Learning Resource Type Article
Publisher Date 1986-08-10
Publisher Place New York
e-ISSN 1557735X
Journal Journal of the ACM (JACM)
Volume Number 33
Issue Number 4
Page Count 15
Starting Page 687
Ending Page 701


Open content in new tab

   Open content in new tab
Source: ACM Digital Library